Ð þí–F8Ž (&�ènetxeon,r89rockchip,rk3288& 7Netxeon R89aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000…/serial@ff190000�/serial@ff690000•/serial@ff1b0000�/serial@ff1c0000¥/spi@ff110000ª/spi@ff120000¯/spi@ff130000arm-pmuarm,cortex-a12-pmu0´—˜™š¿cpusÒrockchip,rk3066-smpàcpu@500ícpuarm,cortex-a12ùý'œ@5<rV acpu@501ícpuarm,cortex-a12ùý'œ@5<rV acpu@502ícpuarm,cortex-a12ùý'œ@5<rV acpu@503ícpuarm,cortex-a12ùý'œ@5<rV acpu-opp-tableoperating-points-v2iaopp-126000000t‚›€{ » opp-216000000t ßæ{ » opp-312000000t˜¾{ » opp-408000000tQ–{ » opp-600000000t#ÃF{ » opp-696000000t)|{~ðopp-816000000t0£,{B@opp-1008000000t<Ü{�opp-1200000000tG†Œ{Èàopp-1416000000tTfr{O€opp-1512000000tZJ{Ö opp-1608000000t_Ø"{™pbus simple-bus‰dma-controller@ff250000arm,pl330arm,primecellùÿ%@´�›¶5 Íapb_pclkadma-controller@ff600000arm,pl330arm,primecellùÿ`@´�›¶5Á Íapb_pclk Ùdisableddma-controller@ffb20000arm,pl330arm,primecellùÿ²@´�›¶5Á Íapb_pclkaRreserved-memory‰dma-unusable@fe000000ùþoscillator fixed-clockàn6ðxin24ma timerarm,armv7-timer0´   àn64timer@ff810000rockchip,rk3288-timerùÿ�  ´H 5a  Ípclktimerdisplay-subsystemrockchip,display-subsystemK mmc@ff0c0000rockchip,rk3288-dw-mshcQðÑ€ 5ÈDrvÍbiuciuciu-driveciu-sample_ ´ ùÿ @ý€jresetÙokayv€’£ÈµÀdefaultÎ Øämmc@ff0d0000rockchip,rk3288-dw-mshcQðÑ€ 5ÉEswÍbiuciuciu-driveciu-sample_ ´!ùÿ @ý�jreset Ùdisabledmmc@ff0e0000rockchip,rk3288-dw-mshcQðÑ€ 5ÊFtxÍbiuciuciu-driveciu-sample_ ´"ùÿ@ý‚jreset Ùdisabledmmc@ff0f0000rockchip,rk3288-dw-mshcQðÑ€ 5ËGuyÍbiuciuciu-driveciu-sample_ ´#ùÿ@ýƒjreset Ùdisabledsaradc@ff100000rockchip,saradcùÿ ´$ñ5I[Ísaradcapb_pclkýW jsaradc-apbÙokayspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5ARÍspiclkapb_pclk  txrx ´,ÀdefaultÎùÿ Ùdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BSÍspiclkapb_pclk txrx ´-ÀdefaultÎùÿ Ùdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CTÍspiclkapb_pclktxrx ´.ÀdefaultÎ ùÿ Ùdisabledi2c@ff140000rockchip,rk3288-i2cùÿ ´>Íi2c5MÀdefaultÎ! Ùdisabledi2c@ff150000rockchip,rk3288-i2cùÿ ´?Íi2c5OÀdefaultÎ" Ùdisabledi2c@ff160000rockchip,rk3288-i2cùÿ ´@Íi2c5PÀdefaultÎ# Ùdisabledi2c@ff170000rockchip,rk3288-i2cùÿ ´AÍi2c5QÀdefaultÎ$Ùokayserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´7(5MUÍbaudclkapb_pclktxrxÀdefaultÎ%Ùokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´8(5NVÍbaudclkapb_pclktxrxÀdefaultÎ&Ùokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartùÿi ´9(5OWÍbaudclkapb_pclkÀdefaultÎ'Ùokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´:(5PXÍbaudclkapb_pclktxrxÀdefaultÎ(Ùokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartùÿ ´;(5QYÍbaudclkapb_pclk  txrxÀdefaultÎ)Ùokaythermal-zonesreserve_thermal5èKˆY*cpu_thermal5dKˆY*tripscpu_alert0ipuÐôpassivea+cpu_alert1i$øuÐôpassivea,cpu_criti_�uÐ ôcriticalcooling-mapsmap0€+0…ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1€,0…ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu_thermal5dKˆY*tripsgpu_alert0ipuÐôpassivea-gpu_criti_�uÐ ôcriticalcooling-mapsmap0€- ….ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcùÿ( ´%5HZÍtsadcapb_pclkýŸ jtsadc-apbÀinitdefaultsleepÎ/”0ž/¨¾1ËsÙokayâùa*ethernet@ff290000rockchip,rk3288-gmacùÿ)´macirqeth_wake_irq¾185—fgc˜Ä]MÍstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macýB jstmmacethÙokay$2/rgmii8input E3U k'B@€—�4ÀdefaultÎ5§0°usb@ff500000 generic-ehciùÿP ´5¹6¾usbÙokayusb@ff520000 generic-ohciùÿR ´)5¹6¾usb Ùdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿT ´5ÃÍotgÈhost¹7 ¾usb2-phyÐÙokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ùÿX ´5ÁÍotgÈotgçù€€@@ ¹8 ¾usb2-phyÙokayusb@ff5c0000 generic-ehciùÿ\ ´5Ä Ùdisabledi2c@ff650000rockchip,rk3288-i2cùÿe ´<Íi2c5LÀdefaultÎ9Ùokaypmic@40silergy,syr827ù@4VDD_CPUC,_ øPw™p�@¤¸Ê:a pmic@41silergy,syr828ùA4VDD_GPUC,_ øPw™p�@¤¸Ê:rtc@51haoyu,hym8563ùQðxin32k&;´ÀdefaultÎ<pmic@5aactive-semi,act8846ùZÀdefaultÎ=>ÕregulatorsREG14VCC_DDR_O€wO€¤REG24VCC_IO_2Z w2Z ¤awREG34VDD_LOG_B@wB@¤REG44VCC_20_„€w„€¤REG5 4VCCIO_SD_2Z w2Z ¤aREG6 4VDD10_LCD_B@wB@¤REG74VCC_WL_2Z w2Z ¤REG84VCCA_33_2Z w2Z ¤REG94VCC_LAN_2Z w2Z ¤a2REG104VDD_10_B@wB@¤REG114VCC_18_w@ww@¤aREG12 4VCC18_LCD_w@ww@¤i2c@ff660000rockchip,rk3288-i2cùÿf ´=Íi2c5NÀdefaultÎ? Ùdisabledpwm@ff680000rockchip,rk3288-pwmùÿhíÀdefaultÎ@5_ÍpwmÙokaypwm@ff680010rockchip,rk3288-pwmùÿhíÀdefaultÎA5_Ípwm Ùdisabledpwm@ff680020rockchip,rk3288-pwmùÿh íÀdefaultÎB5_Ípwm Ùdisabledpwm@ff680030rockchip,rk3288-pwmùÿh0íÀdefaultÎC5_Ípwm Ùdisabledsram@ff700000 mmio-sramùÿp€‰ÿp€smp-sram@0rockchip,rk3066-smp-sramùsram@ff720000#rockchip,rk3288-pmu-srammmio-sramùÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdùÿsapower-controller!rockchip,rk3288-power-controllerø€h� aUpower-domain@9ù È5ÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ DEFGHIJKLpower-domain@11ù 5Ïop MNpower-domain@12ù 5ÐÜ Opower-domain@13ù 5À PQreboot-modesyscon-reboot-mode”RBÃ&RBÃ4RBà DRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconùÿtclock-controller@ff760000rockchip,rk3288-cruùÿv¾1PH€ÑÝjÒÞk$]#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀasyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdùÿwa1edp-phyrockchip,rk3288-dp-phy5hÍ24mr Ùdisabledaeio-domains"rockchip,rk3288-io-voltage-domain Ùdisabledusbphyrockchip,rk3288-usb-phyÙokayusb-phy@320rù 5]Íphyclký… jphy-reseta8usb-phy@334rù45^Íphyclkýˆ jphy-reseta6usb-phy@348rùH5_Íphyclký‹ jphy-reseta7watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtùÿ€5p ´OÙokaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifùÿ‹}5TÐ ÍmclkhclkRtx ´6ÀdefaultÎS¾1 Ùdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sùÿ‰} ´55RÎÍi2s_clki2s_hclkRRtxrxÀdefaultÎTŽ© Ùdisabledcrypto@ff8a0000rockchip,rk3288-cryptoùÿŠ@ ´0 5ÇÍ}ÁÍaclkhclksclkapb_pclký® jcrypto-rstÙokayiommu@ff900800rockchip,iommuùÿ�@ ´iep_mmu5ÊÔ Íaclkifaceà Ùdisablediommu@ff914000rockchip,iommu ùÿ‘@ÿ‘P ´isp_mmu5ÍÕ ÍaclkifaceÃÐ Ùdisabledrga@ff920000rockchip,rk3288-rgaùÿ’€ ´5ÈÖjÍaclkhclksclkëU ýilm jcoreaxiahbvop@ff930000rockchip,rk3288-vop ùÿ“œÿ“ ´5žÑÍaclk_vopdclk_vophclk_vopëU ýdef jaxiahbdclkùVÙokayporta endpoint@0ùWahendpoint@1ùXafendpoint@2ùYa`endpoint@3ùZaciommu@ff930300rockchip,iommuùÿ“ ´ vopb_mmu5ÅÑ ÍaclkifaceëU ÃÙokayaVvop@ff940000rockchip,rk3288-vop ùÿ”œÿ” ´5Æ¿ÒÍaclk_vopdclk_vophclk_vopëU ý°±² jaxiahbdclkù[Ùokayporta endpoint@0ù\aiendpoint@1ù]agendpoint@2ù^aaendpoint@3ù_adiommu@ff940300rockchip,iommuùÿ” ´ vopl_mmu5ÆÒ ÍaclkifaceëU ÃÙokaya[mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiùÿ–@ ´5~d ÍrefpclkëU ¾1 Ùdisabledportsportendpoint@0ù`aYendpoint@1ùaa^lvds@ff96c000rockchip,rk3288-lvdsùÿ–À@5g Ípclk_lvdsÀlcdcÎbëU ¾1 Ùdisabledportsport@0ùendpoint@0ùcaZendpoint@1ùda_dp@ff970000rockchip,rk3288-dpùÿ—@ ´b5icÍdppclk¹e¾dpýojdp¾1 Ùdisabledportsport@0ùendpoint@0ùfaXendpoint@1ùga]hdmi@ff980000rockchip,rk3288-dw-hdmiùÿ˜(}¾1 ´g5hmnÍiahbisfrcecëU Ùokayportsportendpoint@0ùhaWendpoint@1ùia\video-codec@ff9a0000rockchip,rk3288-vpuùÿš´   vepuvdpu5ÐÜ ÍaclkhclkùjëU iommu@ff9a0800rockchip,iommuùÿš ´ vpu_mmu5ÐÜ ÍaclkifaceÃëU ajiommu@ff9c0440rockchip,iommu ùÿœ@@ÿœ€@ ´o hevc_mmu5ÏÛ Íaclkifaceà Ùdisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ùÿ£$´ jobmmugpu5ÀkëU  Ùdisableda.gpu-opp-tableoperating-points-v2akopp-100000000tõá{~ðopp-200000000t ëÂ{~ðopp-300000000tá£{B@opp-400000000tׄ{Èàopp-600000000t#ÃF{Ðqos@ffaa0000sysconùÿª aPqos@ffaa0080sysconùÿª€ aQqos@ffad0000sysconùÿ­ aEqos@ffad0100sysconùÿ­ aFqos@ffad0180sysconùÿ­€ aGqos@ffad0400sysconùÿ­ aHqos@ffad0480sysconùÿ­€ aIqos@ffad0500sysconùÿ­ aDqos@ffad0800sysconùÿ­ aJqos@ffad0880sysconùÿ­€ aKqos@ffad0900sysconùÿ­ aLqos@ffae0000sysconùÿ® aOqos@ffaf0000sysconùÿ¯ aMqos@ffaf0080sysconùÿ¯€ aNefuse@ffb40000rockchip,rk3288-efuseùÿ´ 5q Ípclk_efusecpu-id@7ùcpu_leakage@17ùinterrupt-controller@ffc01000 arm,gic-400%@ùÿÀÿÀ ÿÀ@ ÿÀ`  ´ apinctrlrockchip,rk3288-pinctrl¾1à‰gpio0@ff750000rockchip,gpio-bankùÿu ´Q5@6F%a;gpio1@ff780000rockchip,gpio-bankùÿx ´R5A6F%gpio2@ff790000rockchip,gpio-bankùÿy ´S5B6F%gpio3@ff7a0000rockchip,gpio-bankùÿz ´T5C6F%gpio4@ff7b0000rockchip,gpio-bankùÿ{ ´U5D6F%a3gpio5@ff7c0000rockchip,gpio-bankùÿ| ´V5E6F%gpio6@ff7d0000rockchip,gpio-bankùÿ} ´W5F6F%gpio7@ff7e0000rockchip,gpio-bankùÿ~ ´X5G6F%asgpio8@ff7f0000rockchip,gpio-bankùÿ ´Y5H6F%hdmihdmi-cec-c0Rlhdmi-cec-c7Rlhdmi-ddc Rllhdmi-ddc-unwedge Rmlpcfg-output-low`ampcfg-pull-upkanpcfg-pull-downxaopcfg-pull-none‡alpcfg-pull-none-12ma‡” apsuspendglobal-pwroffRlddrio-pwroffRlddr0-retentionRnddr1-retentionRnedpedp-hpdR oi2c0i2c0-xfer Rlla9i2c1i2c1-xfer Rlla!i2c2i2c2-xfer R l la?i2c3i2c3-xfer Rlla"i2c4i2c4-xfer Rlla#i2c5i2c5-xfer Rlla$i2s0i2s0-bus`RllllllaTlcdclcdc-ctl@Rllllabsdmmcsdmmc-clkRla sdmmc-cmdRnasdmmc-cdRnasdmmc-bus1Rnsdmmc-bus4@Rnnnnasdio0sdio0-bus1Rnsdio0-bus4@Rnnnnsdio0-cmdRnsdio0-clkRlsdio0-cdRnsdio0-wpRnsdio0-pwrRnsdio0-bkpwrRnsdio0-intRnsdio1sdio1-bus1Rnsdio1-bus4@Rnnnnsdio1-cdRnsdio1-wpRnsdio1-bkpwrRnsdio1-intRnsdio1-cmdRnsdio1-clkRlsdio1-pwrR nemmcemmc-clkRlemmc-cmdRnemmc-pwrR nemmc-bus1Rnemmc-bus4@Rnnnnemmc-bus8€Rnnnnnnnnspi0spi0-clkR naspi0-cs0R naspi0-txRnaspi0-rxRnaspi0-cs1Rnspi1spi1-clkR naspi1-cs0R naspi1-rxRnaspi1-txRnaspi2spi2-cs1Rnspi2-clkRnaspi2-cs0Rna spi2-rxRnaspi2-txR nauart0uart0-xfer Rnla%uart0-ctsRnuart0-rtsRluart1uart1-xfer Rn la&uart1-ctsR nuart1-rtsR luart2uart2-xfer Rnla'uart3uart3-xfer Rnla(uart3-ctsR nuart3-rtsR luart4uart4-xfer Rnla)uart4-ctsR nuart4-rtsR ltsadcotp-pinR la/otp-outR la0pwm0pwm0-pinRla@pwm1pwm1-pinRlaApwm2pwm2-pinRlaBpwm3pwm3-pinRlaCgmacrgmii-pinsðRllllpppplll pplla5rmii-pins Rllllllllllspdifspdif-txR laSpcfg-output-high£aqact8846pmic-vselRma=pwr-holdRqa>buttonspwrbtnRnaririr-intRnatpmicpmic-intRna<usbhost-vbus-drvRlauotg-vbus-drvR lavmemory@0ímemoryù€external-gmac-clock fixed-clockàsY@ ðext_gmaca4gpio-keys gpio-keys¯ÀdefaultÎrpower º;ÀtËGPIO Key PowerÑâðdir-receivergpio-ir-receiver ºsÀdefaultÎtvcc-host-regulatorregulator-fixed P;ÀdefaultÎu 4vcc_host¤¸vcc-otg-regulatorregulator-fixed P; ÀdefaultÎv4vcc_otg¤¸sdmmc-regulatorregulator-fixed 4sdmmc-supply_2Z w2Z  Ps † Êwasys-regulatorregulator-fixed 4sys-supply_LK@wLK@¤¸a: #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltranges#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supply#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-enable-ramp-delayregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplysystem-power-controller#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highautorepeatgpioslinux,codelabellinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us