Ð þí¢ 8˜Ø( 4˜ %amarula,vyasa-rk3288rockchip,rk3288&7Amarula Vyasa-RK3288aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf qcpu@501 cpuarm,cortex-a12"6ELrf qcpu@502 cpuarm,cortex-a12"6ELrf qcpu@503 cpuarm,cortex-a12"6ELrf qopp-table-0operating-points-v2yqopp-126000000„‚›€‹ » ™œ@opp-216000000„ ßæ‹ » opp-312000000„˜¾‹ » opp-408000000„Q–‹ » opp-600000000„#ÃF‹ » opp-696000000„)|‹~ðopp-816000000„0£,‹B@opp-1008000000„<Ü‹�opp-1200000000„G†Œ‹Èàopp-1416000000„Tfr‹O€opp-1512000000„ZJ‹Ö opp-1608000000„_Ø"‹™preserved-memoryªdma-unusable@fe000000þoscillator fixed-clock±n6Áxin24mÔq timerarm,armv7-timerá0Ò   ±n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem( mmc@ff0c0000rockchip,rk3288-dw-mshc.ðÑ€ EÈDrvbiuciuciu-driveciu-sample< Ò ÿ @€GresetSokayZdv‡È™¤default² ¼Èmmc@ff0d0000rockchip,rk3288-dw-mshc.ðÑ€ EÉEswbiuciuciu-driveciu-sample< Ò!ÿ @�Greset Sdisabledmmc@ff0e0000rockchip,rk3288-dw-mshc.ðÑ€ EÊFtxbiuciuciu-driveciu-sample< Ò"ÿ@‚Greset Sdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc.ðÑ€ EËGuybiuciuciu-driveciu-sample< Ò#ÿ@ƒGresetSokayZdÕ¤default²¼saradc@ff100000rockchip,saradcÿ Ò$ãEI[saradcapb_pclkW Gsaradc-apb Sdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclkõ  útxrx Ò,¤default²ÿ Sdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclkõ útxrx Ò-¤default² ÿ Sdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclkõútxrx Ò.¤default²!"#$ÿ Sdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM¤default²% Sdisabledi2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO¤default²& Sdisabledi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP¤default²' Sdisabledi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ¤default²(Sokayqqserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7EMUbaudclkapb_pclkõútxrx¤default²) Sdisabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8ENVbaudclkapb_pclkõútxrx¤default²* Sdisabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9EOWbaudclkapb_pclk¤default²+Sokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:EPXbaudclkapb_pclkõútxrx¤default², Sdisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;EQYbaudclkapb_pclkõ  útxrx¤default²- Sdisableddma-controller@ff250000arm,pl330arm,primecellÿ%@Ò&AE apb_pclkqthermal-zonesreserve-thermalXènˆ|.cpu-thermalXdnˆ|.tripscpu_alert0Œp˜Ðpassiveq/cpu_alert1Œ$ø˜Ðpassiveq0cpu_critŒ_�˜Ð criticalcooling-mapsmap0£/0¨ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1£00¨ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalXdnˆ|.tripsgpu_alert0Œp˜Ðpassiveq1gpu_critŒ_�˜Ð criticalcooling-mapsmap0£1 ¨2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Gtsadc-apb¤initdefaultsleep²3·4Á3Ëá5îsSokayq.ethernet@ff290000rockchip,rk3288-gmacÿ)Ò7macirqeth_wake_irqá58E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB GstmmacethSokayG—W6ninput¤default²789:{;†rgmii� ¥'B@ º<Ê0Óusb@ff500000 generic-ehciÿP ÒEÂÜ=áusbSokayusb@ff520000 generic-ohciÿR Ò)EÂÜ=áusb Sdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotgëhostÜ> áusb2-phyóSokay¤default²?usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotgëotg +€€@@ Ü@ áusb2-phySokay:Ausb@ff5c0000 generic-ehciÿ\ ÒEÄ Sdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@Ò&AEÁ apb_pclk Sdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL¤default²BSokay±€pmic@1brockchip,rk808&CÒÔÁxin32krk808-clkout2¤default²DEFguF�F�F™F¥F±F½ÉFÕFâFïregulatorsDCDC_REG1üvdd_arm q°#™p;Oq regulator-state-memaDCDC_REG2üvdd_gpu øP#Ð;Oqwregulator-state-memz’B@DCDC_REG3üvcc_ddr;Oregulator-state-memzDCDC_REG4üvcc_io 2Z #2Z ;Oqregulator-state-memz’2Z LDO_REG1üvcc_tp 2Z #2Z ;Oregulator-state-memz’2Z LDO_REG2 üvcc_codec 2Z #2Z ;Oregulator-state-memaLDO_REG3üvdd_10 B@#B@;Oregulator-state-memz’B@LDO_REG4üvcc_gps w@#w@;Oregulator-state-memz’w@LDO_REG5 üvccio_sd w@#2Z ;Oqregulator-state-memz’2Z LDO_REG6 üvdd10_lcd B@#B@;Oregulator-state-memz’B@LDO_REG7üvcc_18 w@#w@;OqZregulator-state-memz’w@LDO_REG8 üvcc18_lcd w@#w@;Oregulator-state-memz’w@SWITCH_REG1üvcc_sd 2Z #2Z ;Oqregulator-state-memzSWITCH_REG2üvcc_lan 2Z #2Z ;Oq;regulator-state-memzi2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN¤default²G Sdisabledpwm@ff680000rockchip,rk3288-pwmÿh®¤default²HE_ Sdisabledpwm@ff680010rockchip,rk3288-pwmÿh®¤default²IE_ Sdisabledpwm@ff680020rockchip,rk3288-pwmÿh ®¤default²JE_ Sdisabledpwm@ff680030rockchip,rk3288-pwmÿh0®¤default²KE_ Sdisabledsram@ff700000 mmio-sramÿp€ªÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsqpower-controller!rockchip,rk3288-power-controller¹q^power-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ÍLMNOPQRST¹power-domain@11 EÏopÍUV¹power-domain@12 EÐÜÍW¹power-domain@13 EÀÍXY¹reboot-modesyscon-reboot-modeÔ”ÛRBÃçRBÃõRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24má5ÔHGÑÝjÒÞk$#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀqsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwq5edp-phyrockchip,rk3288-dp-phyEh24m3 Sdisabledqnio-domains"rockchip,rk3288-io-voltage-domainSokay>ZKU`Zn;|Šš¦´Zusbphyrockchip,rk3288-usb-phySokayusb-phy@3203 E]phyclkÔ… Gphy-resetq@usb-phy@33434E^phyclkÔˆ Gphy-resetq=usb-phy@3483HE_phyclkÔ‹ Gphy-resetq>watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒOSokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹ÀETÐ mclkhclkõ[útx Ò6¤default²\á5 Sdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰À Ò5ERÎi2s_clki2s_hclkõ[[útxrx¤default²]Ñì Sdisabledcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Gcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkiface Sdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkiface Sdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclk.^ ilm Gcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vop.^ def Gaxiahbdclk<_Sokayportq endpoint@0C`qrendpoint@1Caqoendpoint@2Cbqiendpoint@3Ccqliommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkiface.^ Sokayq_vop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vop.^ °±² Gaxiahbdclk<dSokayportq endpoint@0Ceqsendpoint@1Cfqpendpoint@2Cgqjendpoint@3Chqmiommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkiface.^ Sokayqddsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclk.^ á5 Sdisabledportsport@0endpoint@0Ciqbendpoint@1Cjqgport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds¤lcdc²k.^ á5 Sdisabledportsport@0endpoint@0Clqcendpoint@1Cmqhport@1dp@ff970000rockchip,rk3288-dpÿ—@ ÒbGhW EicdppclkÜnádp.^ oGdpá5 Sdisabledportsport@0endpoint@0Coqaendpoint@1Cpqfport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜ ÒgEhmniahbisfrcec.^ á5ÀSokaySqportsport@0endpoint@0Crq`endpoint@1Csqeport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   7vepuvdpuEÐÜ aclkhclk<t.^ iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkiface.^ qtvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore GÏÛopׄõáá£á£<u.^ iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkiface.^ qugpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò 7jobmmugpuEÀ"v6.^ Sokay_wq2opp-table-1operating-points-v2qvopp-100000000„õá‹~ðopp-200000000„ ë‹~ðopp-300000000„ᣋB@opp-400000000„ׄ‹Èàopp-600000000„#ÃF‹Ðqos@ffaa0000rockchip,rk3288-qossysconÿª qXqos@ffaa0080rockchip,rk3288-qossysconÿª€ qYqos@ffad0000rockchip,rk3288-qossysconÿ­ qMqos@ffad0100rockchip,rk3288-qossysconÿ­ qNqos@ffad0180rockchip,rk3288-qossysconÿ­€ qOqos@ffad0400rockchip,rk3288-qossysconÿ­ qPqos@ffad0480rockchip,rk3288-qossysconÿ­€ qQqos@ffad0500rockchip,rk3288-qossysconÿ­ qLqos@ffad0800rockchip,rk3288-qossysconÿ­ qRqos@ffad0880rockchip,rk3288-qossysconÿ­€ qSqos@ffad0900rockchip,rk3288-qossysconÿ­ qTqos@ffae0000rockchip,rk3288-qossysconÿ® qWqos@ffaf0000rockchip,rk3288-qossysconÿ¯ qUqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ qVdma-controller@ffb20000arm,pl330arm,primecellÿ²@Ò&AEÁ apb_pclkq[efuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400k€@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò qpinctrlrockchip,rk3288-pinctrlá5þªgpio@ff750000rockchip,gpio-bankÿu ÒQE@‘¡k€qCgpio@ff780000rockchip,gpio-bankÿx ÒREA‘¡k€gpio@ff790000rockchip,gpio-bankÿy ÒSEB‘¡k€gpio@ff7a0000rockchip,gpio-bankÿz ÒTEC‘¡k€gpio@ff7b0000rockchip,gpio-bankÿ{ ÒUED‘¡k€q<gpio@ff7c0000rockchip,gpio-bankÿ| ÒVEE‘¡k€gpio@ff7d0000rockchip,gpio-bankÿ} ÒWEF‘¡k€gpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEG‘¡k€qgpio@ff7f0000rockchip,gpio-bankÿ ÒYEH‘¡k€qƒhdmihdmi-cec-c0­xhdmi-cec-c7­xhdmi-ddc ­xxhdmi-ddc-unwedge ­yxvcc50-hdmi-en­ xq€pcfg-output-low»qypcfg-pull-upÆqzpcfg-pull-downÓq{pcfg-pull-noneâqxpcfg-pull-none-12maâï q|suspendglobal-pwroff­xqEddrio-pwroff­xddr0-retention­zddr1-retention­zedpedp-hpd­ {i2c0i2c0-xfer ­xxqBi2c1i2c1-xfer ­xxq%i2c2i2c2-xfer ­ x xqGi2c3i2c3-xfer ­xxq&i2c4i2c4-xfer ­xxq'i2c5i2c5-xfer ­xxq(i2s0i2s0-bus`­xxxxxxq]lcdclcdc-ctl@­xxxxqksdmmcsdmmc-clk­xq sdmmc-cmd­zqsdmmc-cd­zqsdmmc-bus1­zsdmmc-bus4@­zzzzqsdio0sdio0-bus1­zsdio0-bus4@­zzzzsdio0-cmd­zsdio0-clk­xsdio0-cd­zsdio0-wp­zsdio0-pwr­zsdio0-bkpwr­zsdio0-int­zsdio1sdio1-bus1­zsdio1-bus4@­zzzzsdio1-cd­zsdio1-wp­zsdio1-bkpwr­zsdio1-int­zsdio1-cmd­zsdio1-clk­xsdio1-pwr­ zemmcemmc-clk­xqemmc-cmd­zqemmc-pwr­ zqemmc-bus1­zemmc-bus4@­zzzzemmc-bus8€­zzzzzzzzqspi0spi0-clk­ zqspi0-cs0­ zqspi0-tx­zqspi0-rx­zqspi0-cs1­zspi1spi1-clk­ zqspi1-cs0­ zq spi1-rx­zqspi1-tx­zqspi2spi2-cs1­zspi2-clk­zq!spi2-cs0­zq$spi2-rx­zq#spi2-tx­ zq"uart0uart0-xfer ­zxq)uart0-cts­zuart0-rts­xuart1uart1-xfer ­z xq*uart1-cts­ zuart1-rts­ xuart2uart2-xfer ­zxq+uart3uart3-xfer ­zxq,uart3-cts­ zuart3-rts­ xuart4uart4-xfer ­zxq-uart4-cts­ zuart4-rts­ xtsadcotp-pin­ xq3otp-out­ xq4pwm0pwm0-pin­xqHpwm1pwm1-pin­xqIpwm2pwm2-pin­xqJpwm3pwm3-pin­xqKgmacrgmii-pinsð­xxxx||||xxx ||xxq7rmii-pins ­xxxxxxxxxxphy-int­ zq:phy-pmeb­zq9phy-rst­}q8spdifspdif-tx­ xq\pcfg-output-highþq}pmicpmic-int­zqDusb_hostphy-pwr-en­ }q?usb2-pwr-en­ xq„usb_otgotg-vbus-drv­ xq‚chosen /serial@ff690000memory€ memoryregulator-dc12-vbatregulator-fixed üdc12_vbat ·#·;Oq~regulator-vboot-3v3regulator-fixed üvboot_3v3 2Z #2Z ;O ~regulator-vsysregulator-fixedüvcc_sys 8u #8u ;O ~qFregulator-vboot-5vregulator-fixed üvboot_sv LK@#LK@;O ~regulator-v3g-3v3regulator-fixedüv3g_3v3 2Z #2Z ;O ~regulator-vsus-5vregulator-fixedüvsus_5v LK@#LK@;O q�regulator-vcc50-hdmiregulator-fixed üvcc50_hdmi ! Å ¤default²€;O �regulator-vusb1-5vregulator-fixed üvusb1_5v ! ÅC ¤default²‚ LK@#LK@ �qAregulator-vusb2-5vregulator-fixed üvusb2_5v ! Ń ¤default²„ LK@#LK@;O �external-gmac-clock fixed-clockÔ±sY@ Áext_gmacq6 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsdmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevbus-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathvin-supplyenable-active-high