Ð þíÅ8·ð( &·¸µgoogle,veyron-mighty-rev5google,veyron-mighty-rev4google,veyron-mighty-rev3google,veyron-mighty-rev2google,veyron-mighty-rev1google,veyron-mightygoogle,veyronrockchip,rk3288&7Google Mightyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000Ò/mmc@ff0f0000×/mmc@ff0c0000Ü/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0â—˜™šícpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12'+2FU\rv ‚cpu@501cpuarm,cortex-a12'+2FU\r‚cpu@502cpuarm,cortex-a12'+2FU\r‚cpu@503cpuarm,cortex-a12'+2FU\r‚opp-table-0operating-points-v2Š‚opp-126000000•‚›€œ » ªœ@opp-216000000• ßæœ » opp-408000000•Q–œ » opp-600000000•#ÃFœ » opp-696000000•)|œ~ðopp-816000000•0£,œB@opp-1008000000•<Üœ�opp-1200000000•G†ŒœÈàopp-1416000000•TfrœO€opp-1512000000•ZJœÐopp-1608000000•_Ø"œÖ opp-1704000000•e�úœ™popp-1800000000•kIÒœ\Àreserved-memory»dma-unusable@fe000000'þoscillator fixed-clockÂn6Òxin24må‚ timerarm,armv7-timerò0â   Ân6timer@ff810000rockchip,rk3288-timer'ÿ�  âH Ua  -pclktimerdisplay-subsystemrockchip,display-subsystem9 mmc@ff0c0000rockchip,rk3288-dw-mshc?ðÑ€ UÈDrv-biuciuciu-driveciu-sampleM â 'ÿ @+€Xresetdokayku‡˜È ª ³ZÑÞëødefault- 7 mmc@ff0d0000rockchip,rk3288-dw-mshc?ðÑ€ UÉEsw-biuciuciu-driveciu-sampleM â!'ÿ @+�Xresetdokayk‡@Mcndefault -ÑÞëøbtmrvl@2marvell,sd8897-bt'&â| default-mmc@ff0e0000rockchip,rk3288-dw-mshc?ðÑ€ UÊFtx-biuciuciu-driveciu-sampleM â"'ÿ@+‚Xreset ddisabledmmc@ff0f0000rockchip,rk3288-dw-mshc?ðÑ€ UËGuy-biuciuciu-driveciu-sampleM â#'ÿ@+ƒXresetdokayku³ž�šcndefault - !saradc@ff100000rockchip,saradc'ÿ â$©UI[-saradcapb_pclk+W Xsaradc-apb ddisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiUAR-spiclkapb_pclk»" " Àtxrx â,default-#$%&'ÿdokayec@0google,cros-ec-spi'Ê& âdefault-'ç-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelùsbs-battery@bsbs,sbs-battery'  keyboard-controllergoogle,cros-ec-keyb4D WDq;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiUBS-spiclkapb_pclk»" "Àtxrx â-default-()*+'ÿ ddisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiUCT-spiclkapb_pclk»""Àtxrx â.default-,-./'ÿdokay~ flash@0jedec,spi-norçúð€'i2c@ff140000rockchip,rk3288-i2c'ÿ â>-i2cUMdefault-0dokay€‘2©dtpm@20infineon,slb9645tt' Ài2c@ff150000rockchip,rk3288-i2c'ÿ â?-i2cUOdefault-1 ddisabledi2c@ff160000rockchip,rk3288-i2c'ÿ â@-i2cUPdefault-2dokay€‘2©,ts3a227e@3b ti,ts3a227e';&3âdefault-4Ø‚£trackpad@15elan,ekth3000'& âdefault-5ã6îi2c@ff170000rockchip,rk3288-i2c'ÿ âA-i2cUQdefault-7 ddisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â7üUMU-baudclkapb_pclk»""Àtxrxdefault -89:dokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â8üUNV-baudclkapb_pclk»""Àtxrxdefault-;dokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿi â9üUOW-baudclkapb_pclkdefault-<dokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â:üUPX-baudclkapb_pclk»""Àtxrxdefault-= ddisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart'ÿ â;üUQY-baudclkapb_pclk»" " Àtxrxdefault-> ddisableddma-controller@ff250000arm,pl330arm,primecell'ÿ%@â9U -apb_pclk‚"thermal-zonesreserve-thermalPèfˆt?cpu-thermalPdfˆt?tripscpu_alert0„p�Ð"passive‚@cpu_alert1„$ø�Ð"passive‚Acpu_crit„† �Ð "criticalcooling-mapsmap0›@0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1›A0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalPdfˆt?tripsgpu_alert0„4�Ð"passive‚Bgpu_crit„† �Ð "criticalcooling-mapsmap0›B  Cÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadc'ÿ( â%UHZ-tsadcapb_pclk+Ÿ Xtsadc-apbinitdefaultsleep-D¯E¹DÃÙFæèHdokayý‚?ethernet@ff290000rockchip,rk3288-gmac'ÿ)â/macirqeth_wake_irqÙF8U—fgc˜Ä]M-stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac+B Xstmmaceth ddisabledusb@ff500000 generic-ehci'ÿP âUÂ?GDusbdokayNusb@ff520000 generic-ohci'ÿR â)UÂ?GDusb ddisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'ÿT âUÃ-otgdhost?H Dusb2-phyldokayƒusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2'ÿX âUÁ-otgdhost𬻀€@@ ?I Dusb2-phydokayÊzÚIƒusb@ff5c0000 generic-ehci'ÿ\ âUÄ ddisableddma-controller@ff600000arm,pl330arm,primecell'ÿ`@â9UÁ -apb_pclk ddisabledi2c@ff650000rockchip,rk3288-i2c'ÿe â<-i2cULdefault-Jdokay€‘2©dpmic@1brockchip,rk808'Òxin32kwifibt_32kin&3âdefault -KLMñîå*6BNNZfs6€�N™N¦ ‚˜regulatorsDCDC_REG1°vdd_arm¿Óå q°ý q‚ regulator-state-mem*DCDC_REG2°vdd_gpu¿Óå 5ýÐq‚…regulator-state-mem*DCDC_REG3 °vcc135_ddr¿Óregulator-state-memCDCDC_REG4°vcc_18¿Óåw@ýw@‚regulator-state-memC[w@LDO_REG1 °vcc33_io¿Óå2Z ý2Z ‚6regulator-state-memC[2Z LDO_REG3°vdd_10¿ÓåB@ýB@regulator-state-memC[B@LDO_REG7°vdd10_lcd_pwren_h¿Óå&% ý&% regulator-state-mem*SWITCH_REG1 °vcc33_lcd¿Ó‚dregulator-state-mem*LDO_REG6 °vcc18_codec¿Óåw@ýw@‚eregulator-state-mem*LDO_REG4 °vccio_sdåw@ý2Z ‚regulator-state-mem*LDO_REG5 °vcc33_sdå2Z ý2Z ‚regulator-state-mem*LDO_REG8 °vcc33_ccd¿Óå2Z ý2Z regulator-state-mem*LDO_REG2°mic_vcc¿Óåw@ýw@regulator-state-mem*i2c@ff660000rockchip,rk3288-i2c'ÿf â=-i2cUNdefault-Odokay† ‘2© max98090@10maxim,max98090'&Pâ-mclkUqdefault-Q‚¢pwm@ff680000rockchip,rk3288-pwm'ÿhwdefault-RU_dokay‚©pwm@ff680010rockchip,rk3288-pwm'ÿhwdefault-SU_dokay‚žpwm@ff680020rockchip,rk3288-pwm'ÿh wdefault-TU_ ddisabledpwm@ff680030rockchip,rk3288-pwm'ÿh0wdefault-UU_ ddisabledsram@ff700000 mmio-sram'ÿp€»ÿp€smp-sram@0rockchip,rk3066-smp-sram'sram@ff720000#rockchip,rk3288-pmu-srammmio-sram'ÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd'ÿs‚power-controller!rockchip,rk3288-power-controller‚‚ipower-domain@9' ÈUÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$–VWXYZ[\]^‚power-domain@11' UÏop–_`‚power-domain@12' UÐÜ–a‚power-domain@13' UÀ–bc‚reboot-modesyscon-reboot-mode�”¤RBðRBþRBà ÎRBÃsyscon@ff740000rockchip,rk3288-sgrfsyscon'ÿtclock-controller@ff760000rockchip,rk3288-cru'ÿvU -xin24mÙFåÚHÊÑÝjÒÞk$ç#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀ‚syscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd'ÿw‚Fedp-phyrockchip,rk3288-dp-phyUh-24müdokay‚yio-domains"rockchip,rk3288-io-voltage-domaindokay 6   *6 :6 Hd T `e musbphyrockchip,rk3288-usb-phydokayusb-phy@320ü' U]-phyclkå+… Xphy-reset‚Iusb-phy@334ü'4U^-phyclkå+ˆ Xphy-reset‚Gusb-phy@348ü'HU_-phyclkå+‹ Xphy-reset‚Hwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt'ÿ€Up âOdokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif'ÿ‹ {UTÐ -mclkhclk»fÀtx â6default-gÙF ddisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s'ÿ‰ { â5URÎ-i2s_clki2s_hclk»ffÀtxrxdefault-h Œ §dokay‚¡crypto@ff8a0000rockchip,rk3288-crypto'ÿŠ@ â0 UÇÍ}Á-aclkhclksclkapb_pclk+® Xcrypto-rstiommu@ff900800rockchip,iommu'ÿ�@ âUÊÔ -aclkiface Á ddisablediommu@ff914000rockchip,iommu 'ÿ‘@ÿ‘P âUÍÕ -aclkiface Á Î ddisabledrga@ff920000rockchip,rk3288-rga'ÿ’€ âUÈÖj-aclkhclksclk éi +ilm Xcoreaxiahbvop@ff930000rockchip,rk3288-vop 'ÿ“œÿ“ âUžÑ-aclk_vopdclk_vophclk_vop éi +def Xaxiahbdclk ÷jdokayport‚ endpoint@0' þk‚€endpoint@1' þl‚{endpoint@2' þm‚tendpoint@3' þn‚wiommu@ff930300rockchip,iommu'ÿ“ âUÅÑ -aclkiface éi  Ádokay‚jvop@ff940000rockchip,rk3288-vop 'ÿ”œÿ” âUÆ¿Ò-aclk_vopdclk_vophclk_vop éi +°±² Xaxiahbdclk ÷odokayport‚ endpoint@0' þp‚�endpoint@1' þq‚|endpoint@2' þr‚uendpoint@3' þs‚xiommu@ff940300rockchip,iommu'ÿ” âUÆÒ -aclkiface éi  Ádokay‚odsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi'ÿ–@ âU~d -refpclk éi ÙF ddisabledportsport@0'endpoint@0' þt‚mendpoint@1' þu‚rport@1'lvds@ff96c000rockchip,rk3288-lvds'ÿ–À@Ug -pclk_lvdslcdc-v éi ÙF ddisabledportsport@0'endpoint@0' þw‚nendpoint@1' þx‚sport@1'dp@ff970000rockchip,rk3288-dp'ÿ—@ âbÊhÚ Uic-dppclk?yDdp éi +oXdpÙFdokaydefault-zportsport@0'endpoint@0' þ{‚lendpoint@1' þ|‚qport@1'endpoint@0' þ}‚­hdmi@ff980000rockchip,rk3288-dw-hdmi'ÿ˜ âgUhmn-iahbisfrcec éi ÙF {dokaydefaultunwedge-~¯‚¤portsport@0'endpoint@0' þ€‚kendpoint@1' þ�‚pport@1'video-codec@ff9a0000rockchip,rk3288-vpu'ÿšâ   /vepuvdpuUÐÜ -aclkhclk ÷‚ éi iommu@ff9a0800rockchip,iommu'ÿš â UÐÜ -aclkiface Á éi ‚‚video-codec@ff9c0000rockchip,rk3288-vdec'ÿœ@ â  UÏÛop-axiahbcabaccore ÊÏÛopçׄõáá£á£ ÷ƒ éi iommu@ff9c0440rockchip,iommu 'ÿœ@@ÿœ€@ âoUÏÛ -aclkiface Á éi ‚ƒgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760'ÿ£$â /jobmmugpuUÀ2„F éi dokay …‚Copp-table-1operating-points-v2‚„opp-100000000•õáœ~ðopp-200000000• ëœ~ðopp-300000000•ᣜB@opp-400000000•ׄœÈàopp-600000000•#ÃFœÐqos@ffaa0000rockchip,rk3288-qossyscon'ÿª ‚bqos@ffaa0080rockchip,rk3288-qossyscon'ÿª€ ‚cqos@ffad0000rockchip,rk3288-qossyscon'ÿ­ ‚Wqos@ffad0100rockchip,rk3288-qossyscon'ÿ­ ‚Xqos@ffad0180rockchip,rk3288-qossyscon'ÿ­€ ‚Yqos@ffad0400rockchip,rk3288-qossyscon'ÿ­ ‚Zqos@ffad0480rockchip,rk3288-qossyscon'ÿ­€ ‚[qos@ffad0500rockchip,rk3288-qossyscon'ÿ­ ‚Vqos@ffad0800rockchip,rk3288-qossyscon'ÿ­ ‚\qos@ffad0880rockchip,rk3288-qossyscon'ÿ­€ ‚]qos@ffad0900rockchip,rk3288-qossyscon'ÿ­ ‚^qos@ffae0000rockchip,rk3288-qossyscon'ÿ® ‚aqos@ffaf0000rockchip,rk3288-qossyscon'ÿ¯ ‚_qos@ffaf0080rockchip,rk3288-qossyscon'ÿ¯€ ‚`dma-controller@ffb20000arm,pl330arm,primecell'ÿ²@â9UÁ -apb_pclk‚fefuse@ffb40000rockchip,rk3288-efuse'ÿ´ Uq -pclk_efusecpu-id@7'cpu_leakage@17'interrupt-controller@ffc01000 arm,gic-400  /@'ÿÀÿÀ ÿÀ@ ÿÀ`  â ‚pinctrlrockchip,rk3288-pinctrlÙF»defaultsleep-†‡ˆ‰Š¯†‡ˆ‹Œgpio@ff750000rockchip,gpio-bank'ÿu âQU@ @ P  /ç \PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT‚3gpio@ff780000rockchip,gpio-bank'ÿx âRUA @ P  /gpio@ff790000rockchip,gpio-bank'ÿy âSUB @ P  /M \CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_EN‚—gpio@ff7a0000rockchip,gpio-bank'ÿz âTUC @ P  /‚ \FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank'ÿ{ âUUD @ P  /³ \UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKE‚gpio@ff7c0000rockchip,gpio-bank'ÿ| âVUE @ P  /A \SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_EN‚œgpio@ff7d0000rockchip,gpio-bank'ÿ} âWUF @ P  /° \I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMD‚Pgpio@ff7e0000rockchip,gpio-bank'ÿ~ âXUG @ P  /â \LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD‚ gpio@ff7f0000rockchip,gpio-bank'ÿ âYUH @ P  /^ \RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 l�hdmi-cec-c7 l�hdmi-ddc l��‚~hdmi-ddc-unwedge lŽ�‚vcc50-hdmi-en l�‚�pcfg-output-low z‚Žpcfg-pull-up …‚�pcfg-pull-down ’‚‘pcfg-pull-none ¡‚�pcfg-pull-none-12ma ¡ ® ‚“suspendglobal-pwroff l�‚ˆddrio-pwroff l�‚‡ddr0-retention l�‚†ddr1-retention l�suspend-l-wake lŽ‚‰suspend-l-sleep l�‚‹edpedp-hpd l ‘‚zi2c0i2c0-xfer l��‚Ji2c1i2c1-xfer l��‚0i2c2i2c2-xfer l � �‚Oi2c3i2c3-xfer l��‚1i2c4i2c4-xfer l��‚2i2c5i2c5-xfer l��‚7i2s0i2s0-bus` l������‚hlcdclcdc-ctl@ l����‚vsdmmcsdmmc-clk l’‚sdmmc-cmd l’‚sdmmc-cd l�sdmmc-bus1 l�sdmmc-bus4@ l’’’’‚sdmmc-cd-disabled l�‚sdmmc-cd-pin l�‚sdmmc-wp-pin l �‚sdio0sdio0-bus1 l�sdio0-bus4@ l’’’’‚sdio0-cmd l’‚sdio0-clk l’‚sdio0-cd l�sdio0-wp l�sdio0-pwr l�sdio0-bkpwr l�sdio0-int l�wifienable-h l�‚™bt-enable-l l�bt-host-wake l‘bt-host-wake-l l�‚bt-dev-wake-sleep lŽ‚Œbt-dev-wake-awake l�‚Šbt-dev-wake l�sdio1sdio1-bus1 l�sdio1-bus4@ l����sdio1-cd l�sdio1-wp l�sdio1-bkpwr l�sdio1-int l�sdio1-cmd l�sdio1-clk l�sdio1-pwr l �emmcemmc-clk l’‚emmc-cmd l’‚ emmc-pwr l �emmc-bus1 l�emmc-bus4@ l����emmc-bus8€ l’’’’’’’’‚!emmc-reset l �‚–spi0spi0-clk l �‚#spi0-cs0 l �‚&spi0-tx l�‚$spi0-rx l�‚%spi0-cs1 l�spi1spi1-clk l �‚(spi1-cs0 l �‚+spi1-rx l�‚*spi1-tx l�‚)spi2spi2-cs1 l�spi2-clk l�‚,spi2-cs0 l�‚/spi2-rx l�‚.spi2-tx l �‚-uart0uart0-xfer l��‚8uart0-cts l�‚9uart0-rts l�‚:uart1uart1-xfer l� �‚;uart1-cts l �uart1-rts l �uart2uart2-xfer l��‚<uart3uart3-xfer l��‚=uart3-cts l �uart3-rts l �uart4uart4-xfer l��‚>uart4-cts l �uart4-rts l �tsadcotp-pin l �‚Dotp-out l �‚Epwm0pwm0-pin l�‚Rpwm1pwm1-pin l�‚Spwm2pwm2-pin l�‚Tpwm3pwm3-pin l�‚Ugmacrgmii-pinsð l����““““��� ““��rmii-pins  l����������spdifspdif-tx l �‚gpcfg-pull-none-drv-8ma ¡ ®‚’pcfg-pull-up-drv-8ma … ®pcfg-output-high ½‚�buttonspwr-key-l l�‚”ap-lid-int-l l�‚¯pmicpmic-int-l l�‚Kdvs-1 l ‘‚Ldvs-2 l‘‚Mrebootap-warm-reset-h l �‚•recovery-switchrec-mode-l l �tpmtpm-int-h l�write-protectfw-wp-ap l�codechp-det l�‚ int-codec l‘‚Qmic-det l �‚Ÿheadsetts3a227e-int-l l�‚4backlightbl_pwr_en l �‚¥bl-en l�‚¨lcdlcd-en l�‚¦avdd-1v8-disp-en l �‚§chargerac-present-ap l�‚®cros-ecec-int l�‚'trackpadtrackpad-int l�‚5usb-hosthost1-pwr-en l �‚°usbotg-pwren-h l �‚±buck-5vdrv-5v l�‚›chosen Éserial2:115200n8memorymemory'€power-button gpio-keysdefault-”key-power ÕPower ­3 Ût ædîgpio-restart gpio-restart ­3 default-• øÈemmc-pwrseqmmc-pwrseq-emmc-–default — ‚sdio-pwrseqmmc-pwrseq-simpleU˜ -ext_clockdefault-™ ‚regulator-vcc-5vregulator-fixed°vcc_5v¿ÓåLK@ýLK@ š  + default-›‚Nregulator-vcc33-sysregulator-fixed °vcc33_sys¿Óå2Z ý2Z  š‚regulator-vcc50-hdmiregulator-fixed °vcc50_hdmi¿Ó N  +œdefault-�regulator-vdd-logicpwm-regulator °vdd_logic 0žÊ 5 @{ T”¿Óå~ðý™p sound!rockchip,rockchip-audio-max98090default-Ÿ  gVEYRON-I2S v¡ Ž¢ £P ¹P  У ç¤regulator-backlightregulator-fixed  +— default-¥°backlight_regulator  û:˜‚ªregulator-panelregulator-fixed  + default-¦°panel_regulator ‚«vcc18-lcdregulator-fixed  +— default-§ °vcc18_lcd¿Ó backlightpwm-backlight ÿ ÷ 5€ N default-¨ 0©B@ [  p  �ª‚¬panelinnolux,n116bgedokay �« ެpanel-timingÂl÷ ˜V  ˆ ­< ¹ Ã Ð Ø å  ñ  ûportsportendpoint þ­‚}gpio-charger gpio-charger mains ­3default-®lid-switch gpio-keysdefault-¯switch-lid ÕLid ­3î Û  æregulator-vccsysregulator-fixed°vccsysÓ¿‚šregulator-vcc5-host1regulator-fixed  +3 default-° °vcc5_host1¿Óregulator-vcc5v-otgregulator-fixed  +3 default-± °vcc5_host2¿Ó #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplypinctrl-namespinctrl-0wp-gpioscap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,wakeup-pindisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type