Ð þí®08£`( У(google,veyron-mickey-rev8google,veyron-mickey-rev7google,veyron-mickey-rev6google,veyron-mickey-rev5google,veyron-mickey-rev4google,veyron-mickey-rev3google,veyron-mickey-rev2google,veyron-mickey-rev1google,veyron-mickey-rev0google,veyron-mickeygoogle,veyronrockchip,rk3288&7Google Mickeyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000Ò/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0×—˜™šâcpusõrockchip,rk3066-smpcpu@500cpuarm,cortex-a12 ';JQrk wcpu@501cpuarm,cortex-a12 ';JQrwcpu@502cpuarm,cortex-a12 ';JQrwcpu@503cpuarm,cortex-a12 ';JQrwopp-table-0operating-points-v2wopp-126000000Š‚›€‘ » Ÿœ@opp-216000000Š ßæ‘ » opp-408000000ŠQ–‘ » opp-600000000Š#ÃF‘ » opp-696000000Š)|‘~ðopp-816000000Š0£,‘B@opp-1008000000Š<Ü‘�opp-1200000000ŠG†Œ‘Èàopp-1416000000ŠTfr‘O€opp-1512000000ŠZJ‘Ðopp-1608000000Š_Ø"‘Ö opp-1704000000Še�ú‘™popp-1800000000ŠkIÒ‘\Àreserved-memory°dma-unusable@fe000000þoscillator fixed-clock·n6Çxin24mÚw timerarm,armv7-timerç0×   ·n6 timer@ff810000rockchip,rk3288-timerÿ�  ×H Ja  "pclktimerdisplay-subsystemrockchip,display-subsystem. mmc@ff0c0000rockchip,rk3288-dw-mshc4ðÑ€ JÈDrv"biuciuciu-driveciu-sampleB × ÿ @ €Mreset Ydisabledmmc@ff0d0000rockchip,rk3288-dw-mshc4ðÑ€ JÉEsw"biuciuciu-driveciu-sampleB ×!ÿ @ �MresetYokay`j{ˆž ©·default ÅÏÜéömmc@ff0e0000rockchip,rk3288-dw-mshc4ðÑ€ JÊFtx"biuciuciu-driveciu-sampleB ×"ÿ@ ‚Mreset Ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshc4ðÑ€ JËGuy"biuciuciu-driveciu-sampleB ×#ÿ@ ƒMresetYokay`/žMXž©·default Åsaradc@ff100000rockchip,saradcÿ ×$gJI["saradcapb_pclk W Msaradc-apb Ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiJAR"spiclkapb_pclky  ~txrx ×,·defaultÅÿ Ydisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiJBS"spiclkapb_pclky ~txrx ×-·defaultÅÿ Ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiJCT"spiclkapb_pclky~txrx ×.·defaultÅ !"#ÿYokayˆ flash@0jedec,spi-nor›úð€i2c@ff140000rockchip,rk3288-i2cÿ ×>"i2cJM·defaultÅ$Yokay·€­2Ådtpm@20infineon,slb9645tt Üi2c@ff150000rockchip,rk3288-i2cÿ ×?"i2cJO·defaultÅ% Ydisabledi2c@ff160000rockchip,rk3288-i2cÿ ×@"i2cJP·defaultÅ& Ydisabled·€­2Å,i2c@ff170000rockchip,rk3288-i2cÿ ×A"i2cJQ·defaultÅ' Ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×7ôþJMU"baudclkapb_pclky~txrx·default Å()*Yokaybluetooth·default Å+,-brcm,bcm43540-bt  . . ,.@-ÆÀJserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×8ôþJNV"baudclkapb_pclky~txrx·defaultÅ/Yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi ×9ôþJOW"baudclkapb_pclk·defaultÅ0Yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×:ôþJPX"baudclkapb_pclky~txrx·defaultÅ1 Ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×;ôþJQY"baudclkapb_pclky  ~txrx·defaultÅ2 Ydisableddma-controller@ff250000arm,pl330arm,primecellÿ%@×al‡J "apb_pclkwthermal-zonesreserve-thermalžè´ˆÂ3cpu-thermalžd´ˆÂ3tripscpu_critÒ_�ÞÐ criticalcpu_alert_almost_warmÒöÞÐpassivecpu_alert_warmÒýèÞÐpassivew4cpu_alert_almost_hotÒ8€ÞÐpassivew6cpu_alert_hotÒ@PÞÐpassivew7cpu_alert_hotterÒH ÞÐpassivew8cpu_alert_very_hotÒLÞÐpassivew9cooling-mapscpu_warm_limit_cpué40îÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu_warm_limit_gpué4 î5cpu_almost_hot_limit_cpué60îcpu_hot_limit_cpué70îcpu_hotter_limit_cpué80îcpu_very_hot_limit_cpué90îÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu_very_hot_limit_gpué9 î5gpu-thermalžd´ˆÂ3tripsgpu_critÒ_�ÞÐ criticalgpu_alert_warmishÒê`ÞÐpassivew:gpu_alert_warmÒýèÞÐpassivew;gpu_alert_hotterÒH ÞÐpassivew<gpu_alert_very_very_hotÒOðÞÐpassivew=cooling-mapsgpu_warmish_limit_gpué: î5ÿÿÿÿgpu_warm_limit_cpué;0îgpu_hotter_limit_gpué< î5gpu_very_very_hot_limit_gpué= î5ÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( ×%JHZ"tsadcapb_pclk Ÿ Mtsadc-apb·initdefaultsleepÅ>ý?>'@4èHYokayKbw3ethernet@ff290000rockchip,rk3288-gmacÿ)×}macirqeth_wake_irq'@8J—fgc˜Ä]M"stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac B Mstmmaceth Ydisabledusb@ff500000 generic-ehciÿP ×JÂ�A’usb Ydisabledœusb@ff520000 generic-ohciÿR ×)JÂ�A’usb Ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ×JÃ"otg²host�B ’usb2-phyº YdisabledÑusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ×JÁ"otg²hostèú €€@@ �C ’usb2-phyYokayz(CÑusb@ff5c0000 generic-ehciÿ\ ×JÄ Ydisableddma-controller@ff600000arm,pl330arm,primecellÿ`@×al‡JÁ "apb_pclk Ydisabledi2c@ff650000rockchip,rk3288-i2cÿe ×<"i2cJL·defaultÅDYokay·€­2Ådpmic@1brockchip,rk808Çxin32kwifibt_32kin&E×·default ÅFGH?`Únz†’žª¶IÃJ JÍw‹regulatorsDCDC_REG1Úvdd_arméý q°' ?qw regulator-state-memTDCDC_REG2Úvdd_gpuéý 5'Ð?qw|regulator-state-memTDCDC_REG3 Úvcc135_ddréýregulator-state-memmDCDC_REG4Úvcc_18éýw@'w@wregulator-state-memm…w@LDO_REG3Úvdd_10éýB@'B@regulator-state-memm…B@LDO_REG7 Úvdd10_lcdéýB@'B@¡SWITCH_REG1 Úvcc33_lcdéýw^regulator-state-memTLDO_REG8éýw@'w@ Úvcc18_lcd¡i2c@ff660000rockchip,rk3288-i2cÿf ×="i2cJN·defaultÅK Ydisabled·† ­2Å pwm@ff680000rockchip,rk3288-pwmÿhÀ·defaultÅLJ_ Ydisabledpwm@ff680010rockchip,rk3288-pwmÿhÀ·defaultÅMJ_Yokayw�pwm@ff680020rockchip,rk3288-pwmÿh À·defaultÅNJ_ Ydisabledpwm@ff680030rockchip,rk3288-pwmÿh0À·defaultÅOJ_ Ydisabledsram@ff700000 mmio-sramÿp€°ÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿswpower-controller!rockchip,rk3288-power-controllerËwbpower-domain@9 ÈJÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ßPQRSTUVWXËpower-domain@11 JÏopßYZËpower-domain@12 JÐÜß[Ëpower-domain@13 JÀß\]Ëreboot-modesyscon-reboot-modeæ”íRBÃùRBÃRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvJ "xin24m'@Ú#HÑÝjÒÞk$0#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀwsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿww@edp-phyrockchip,rk3288-dp-phyJh"24mE Ydisabledwrio-domains"rockchip,rk3288-io-voltage-domainYokayPIZesIƒI‘^�usbphyrockchip,rk3288-usb-phyYokayusb-phy@320E J]"phyclkÚ … Mphy-resetwCusb-phy@334E4J^"phyclkÚ ˆ Mphy-resetwAusb-phy@348EHJ_"phyclkÚ ‹ Mphy-resetwBwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Jp ×OYokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹©JTÐ "mclkhclky_~tx ×6·defaultÅ`'@ Ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰© ×5JRÎ"i2s_clki2s_hclky__~txrx·defaultÅaºÕYokayw‘crypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ ×0 JÇÍ}Á"aclkhclksclkapb_pclk ® Mcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ×JÊÔ "aclkifaceï Ydisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ×JÍÕ "aclkifaceïü Ydisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ×JÈÖj"aclkhclksclk b  ilm Mcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ×JžÑ"aclk_vopdclk_vophclk_vop b  def Maxiahbdclk %cYokayportw endpoint@0 ,dwwendpoint@1 ,ewsendpoint@2 ,fwmendpoint@3 ,gwpiommu@ff930300rockchip,iommuÿ“ ×JÅÑ "aclkiface b ïYokaywcvop@ff940000rockchip,rk3288-vop ÿ”œÿ” ×JÆ¿Ò"aclk_vopdclk_vophclk_vop b  °±² Maxiahbdclk %h Ydisabledportw endpoint@0 ,iwxendpoint@1 ,jwtendpoint@2 ,kwnendpoint@3 ,lwqiommu@ff940300rockchip,iommuÿ” ×JÆÒ "aclkiface b ï Ydisabledwhdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ×J~d "refpclk b '@ Ydisabledportsport@0endpoint@0 ,mwfendpoint@1 ,nwkport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Jg "pclk_lvds·lcdcÅo b '@ Ydisabledportsport@0endpoint@0 ,pwgendpoint@1 ,qwlport@1dp@ff970000rockchip,rk3288-dpÿ—@ ×bh( Jic"dppclk�r’dp b  oMdp'@ Ydisabledportsport@0endpoint@0 ,sweendpoint@1 ,twjport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜þ ×gJhmn"iahbisfrcec b '@©Yokay·defaultunwedgeÅuývw�portsport@0endpoint@0 ,wwdendpoint@1 ,xwiport@1video-codec@ff9a0000rockchip,rk3288-vpuÿš×   }vepuvdpuJÐÜ "aclkhclk %y b iommu@ff9a0800rockchip,iommuÿš × JÐÜ "aclkifaceï b wyvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ ×  JÏÛop"axiahbcabaccore ÏÛop0ׄõáá£á£ %z b iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ×oJÏÛ "aclkifaceï b wzgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$× }jobmmugpuJÀ'{; b Yokay <|w5opp-table-1operating-points-v2w{opp-100000000Šõá‘~ðopp-200000000Š ë‘~ðopp-300000000Šá£‘B@opp-400000000Šׄ‘Èàopp-600000000Š#ÃF‘Ðqos@ffaa0000rockchip,rk3288-qossysconÿª w\qos@ffaa0080rockchip,rk3288-qossysconÿª€ w]qos@ffad0000rockchip,rk3288-qossysconÿ­ wQqos@ffad0100rockchip,rk3288-qossysconÿ­ wRqos@ffad0180rockchip,rk3288-qossysconÿ­€ wSqos@ffad0400rockchip,rk3288-qossysconÿ­ wTqos@ffad0480rockchip,rk3288-qossysconÿ­€ wUqos@ffad0500rockchip,rk3288-qossysconÿ­ wPqos@ffad0800rockchip,rk3288-qossysconÿ­ wVqos@ffad0880rockchip,rk3288-qossysconÿ­€ wWqos@ffad0900rockchip,rk3288-qossysconÿ­ wXqos@ffae0000rockchip,rk3288-qossysconÿ® w[qos@ffaf0000rockchip,rk3288-qossysconÿ¯ wYqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ wZdma-controller@ffb20000arm,pl330arm,primecellÿ²@×al‡JÁ "apb_pclkw_efuse@ffb40000rockchip,rk3288-efuseÿ´ Jq "pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400 H ]@ÿÀÿÀ ÿÀ@ ÿÀ`  × wpinctrlrockchip,rk3288-pinctrl'@°·default Å}~gpio@ff750000rockchip,gpio-bankÿu ×QJ@ n ~ H ]| ŠPMIC_SLEEP_APPMIC_INT_LPOWER_BUTTON_LRECOVERY_SW_LOT_RESETAP_WARM_RESET_HI2C0_SDA_PMICI2C0_SCL_PMICnFALUTwEgpio@ff780000rockchip,gpio-bankÿx ×RJA n ~ H ]gpio@ff790000rockchip,gpio-bankÿy ×SJB n ~ H ]0 ŠCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LwŠgpio@ff7a0000rockchip,gpio-bankÿz ×TJC n ~ H ]‚ ŠFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bankÿ{ ×UJD n ~ H ]· ŠUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEw.gpio@ff7c0000rockchip,gpio-bankÿ| ×VJE n ~ H ]gpio@ff7d0000rockchip,gpio-bankÿ} ×WJF n ~ H ]gpio@ff7e0000rockchip,gpio-bankÿ~ ×XJG n ~ H ]ž ŠPWM_LOGTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LCPU_NMIDVSOKHDMI_WAKEPOWER_HDMI_ONDVS1DVS2HDMI_CECI2C5_SDA_HDMII2C5_SCL_HDMIUART2_RXDUART2_TXDwJgpio@ff7f0000rockchip,gpio-bankÿ ×YJH n ~ H ]^ ŠRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 š€hdmi-cec-c7 š€hdmi-ddc š€€wuhdmi-ddc-unwedge š�€wvpower-hdmi-on š €wŽpcfg-output-low ¨w�pcfg-pull-up ³w‚pcfg-pull-down Àwƒpcfg-pull-none Ïw€pcfg-pull-none-12ma Ï Ü w†suspendglobal-pwroff š€wddrio-pwroff š€w~ddr0-retention š‚w}ddr1-retention š‚edpedp-hpd š ƒi2c0i2c0-xfer š€€wDi2c1i2c1-xfer š€€w$i2c2i2c2-xfer š € €wKi2c3i2c3-xfer š€€w%i2c4i2c4-xfer š€€w&i2c5i2c5-xfer š€€w'i2s0i2s0-bus` š€€€€€€walcdclcdc-ctl@ š€€€€wosdmmcsdmmc-clk š€sdmmc-cmd š‚sdmmc-cd š‚sdmmc-bus1 š‚sdmmc-bus4@ š‚‚‚‚sdio0sdio0-bus1 š‚sdio0-bus4@ š„„„„wsdio0-cmd š„wsdio0-clk š„wsdio0-cd š‚sdio0-wp š‚sdio0-pwr š‚sdio0-bkpwr š‚sdio0-int š‚wifienable-h š€wŒbt-enable-l š€w,bt-host-wake šƒbt-host-wake-l š€w+bt-dev-wake-sleep š�bt-dev-wake-awake š…bt-dev-wake š€w-sdio1sdio1-bus1 š‚sdio1-bus4@ š‚‚‚‚sdio1-cd š‚sdio1-wp š‚sdio1-bkpwr š‚sdio1-int š‚sdio1-cmd š‚sdio1-clk š€sdio1-pwr š ‚emmcemmc-clk š„wemmc-cmd š„wemmc-pwr š ‚emmc-bus1 š‚emmc-bus4@ š‚‚‚‚emmc-bus8€ š„„„„„„„„wemmc-reset š €w‰spi0spi0-clk š ‚wspi0-cs0 š ‚wspi0-tx š‚wspi0-rx š‚wspi0-cs1 š‚spi1spi1-clk š ‚wspi1-cs0 š ‚wspi1-rx š‚wspi1-tx š‚wspi2spi2-cs1 š‚spi2-clk š‚w spi2-cs0 š‚w#spi2-rx š‚w"spi2-tx š ‚w!uart0uart0-xfer š‚€w(uart0-cts š‚w)uart0-rts š€w*uart1uart1-xfer š‚ €w/uart1-cts š ‚uart1-rts š €uart2uart2-xfer š‚€w0uart3uart3-xfer š‚€w1uart3-cts š ‚uart3-rts š €uart4uart4-xfer š‚€w2uart4-cts š ‚uart4-rts š €tsadcotp-pin š €w>otp-out š €w?pwm0pwm0-pin š€wLpwm1pwm1-pin š€wMpwm2pwm2-pin š€wNpwm3pwm3-pin š€wOgmacrgmii-pins𠚀€€€††††€€€ ††€€rmii-pins  š€€€€€€€€€€spdifspdif-tx š €w`pcfg-pull-none-drv-8ma Ï Üw„pcfg-pull-up-drv-8ma ³ Üpcfg-output-high ëw…buttonspwr-key-l š‚w‡pmicpmic-int-l š‚wFdvs-1 š ƒwGdvs-2 šƒwHrebootap-warm-reset-h š €wˆrecovery-switchrec-mode-l š ‚tpmtpm-int-h š€write-protectfw-wp-ap š€chosen ÷serial2:115200n8memorymemory€power-button gpio-keys·defaultŇkey-power Power E t d`gpio-restart gpio-restart E ·defaultň &Èemmc-pwrseqmmc-pwrseq-emmcʼn·default /Š wsdio-pwrseqmmc-pwrseq-simpleJ‹ "ext_clock·defaultÅŒ /.w regulator-vcc-5vregulator-fixedÚvcc_5véýLK@'LK@ ;w�regulator-vcc33-sysregulator-fixed Úvcc33_syséý2Z '2Z wregulator-vcc50-hdmiregulator-fixed Úvcc50_hdmiéý ;� F YJ ·defaultÅŽregulator-vdd-logicpwm-regulator Úvdd_logic ^�Ê c n{ ‚”éý~ð'™p? regulator-vcc33-ioregulator-fixed Úvcc33_ioéý ;wIsound!rockchip,rockchip-audio-max98090 •VEYRON-HDMI ¤� ¸‘ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvddio-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,hdmi-codecrockchip,i2s-controller