Ð þí¤­8š(( …™ðKgoogle,veyron-brain-rev0google,veyron-braingoogle,veyronrockchip,rk3288& 7Google Brainaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000Ò/mmc@ff0f0000arm-pmuarm,cortex-a12-pmu0×—˜™šâcpusõrockchip,rk3066-smpcpu@500cpuarm,cortex-a12 ';JQrk wcpu@501cpuarm,cortex-a12 ';JQrwcpu@502cpuarm,cortex-a12 ';JQrwcpu@503cpuarm,cortex-a12 ';JQrwopp-table-0operating-points-v2wopp-126000000Š‚›€‘ » Ÿœ@opp-216000000Š ßæ‘ » opp-408000000ŠQ–‘ » opp-600000000Š#ÃF‘ » opp-696000000Š)|‘~ðopp-816000000Š0£,‘B@opp-1008000000Š<Ü‘�opp-1200000000ŠG†Œ‘Èàopp-1416000000ŠTfr‘O€opp-1512000000ŠZJ‘Ðopp-1608000000Š_Ø"‘Ö opp-1704000000Še�ú‘™popp-1800000000ŠkIÒ‘\Àreserved-memory°dma-unusable@fe000000þoscillator fixed-clock·n6Çxin24mÚw timerarm,armv7-timerç0×   ·n6 timer@ff810000rockchip,rk3288-timerÿ�  ×H Ja  "pclktimerdisplay-subsystemrockchip,display-subsystem. mmc@ff0c0000rockchip,rk3288-dw-mshc4ðÑ€ JÈDrv"biuciuciu-driveciu-sampleB × ÿ @ €Mreset Ydisabledmmc@ff0d0000rockchip,rk3288-dw-mshc4ðÑ€ JÉEsw"biuciuciu-driveciu-sampleB ×!ÿ @ �MresetYokay`j{ˆž ©·default ÅÏÜéömmc@ff0e0000rockchip,rk3288-dw-mshc4ðÑ€ JÊFtx"biuciuciu-driveciu-sampleB ×"ÿ@ ‚Mreset Ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshc4ðÑ€ JËGuy"biuciuciu-driveciu-sampleB ×#ÿ@ ƒMresetYokay`/žMXž©·default Åsaradc@ff100000rockchip,saradcÿ ×$gJI["saradcapb_pclk W Msaradc-apb Ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiJAR"spiclkapb_pclky  ~txrx ×,·defaultÅÿ Ydisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiJBS"spiclkapb_pclky ~txrx ×-·defaultÅÿ Ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiJCT"spiclkapb_pclky~txrx ×.·defaultÅ !"#ÿYokayˆ flash@0jedec,spi-nor›úð€i2c@ff140000rockchip,rk3288-i2cÿ ×>"i2cJM·defaultÅ$Yokay·€­2Ådtpm@20infineon,slb9645tt Üi2c@ff150000rockchip,rk3288-i2cÿ ×?"i2cJO·defaultÅ% Ydisabledi2c@ff160000rockchip,rk3288-i2cÿ ×@"i2cJP·defaultÅ&Yokay·€­2Å,i2c@ff170000rockchip,rk3288-i2cÿ ×A"i2cJQ·defaultÅ' Ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×7ôþJMU"baudclkapb_pclky~txrx·default Å()*Yokaybluetooth·default Å+,-brcm,bcm43540-bt  . . ,.@-ÆÀJserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×8ôþJNV"baudclkapb_pclky~txrx·defaultÅ/Yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi ×9ôþJOW"baudclkapb_pclk·defaultÅ0Yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×:ôþJPX"baudclkapb_pclky~txrx·defaultÅ1 Ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ ×;ôþJQY"baudclkapb_pclky  ~txrx·defaultÅ2 Ydisableddma-controller@ff250000arm,pl330arm,primecellÿ%@×al‡J "apb_pclkwthermal-zonesreserve-thermalžè´ˆÂ3cpu-thermalžd´ˆÂ3tripscpu_alert0ÒpÞÐpassivew4cpu_alert1Ò$øÞÐpassivew5cpu_critÒ† ÞÐ criticalcooling-mapsmap0é40îÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1é50îÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalžd´ˆÂ3tripsgpu_alert0Ò4ÞÐpassivew6gpu_critÒ† ÞÐ criticalcooling-mapsmap0é6 î7ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( ×%JHZ"tsadcapb_pclk Ÿ Mtsadc-apb·initdefaultsleepÅ8ý98':4èHYokayKbw3ethernet@ff290000rockchip,rk3288-gmacÿ)×}macirqeth_wake_irq':8J—fgc˜Ä]M"stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac B Mstmmaceth Ydisabledusb@ff500000 generic-ehciÿP ×JÂ�;’usbYokayœusb@ff520000 generic-ohciÿR ×)JÂ�;’usb Ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ×JÃ"otg²host�< ’usb2-phyºYokayÑusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ×JÁ"otg²hostèú €€@@ �= ’usb2-phyYokayz(=Ñusb@ff5c0000 generic-ehciÿ\ ×JÄ Ydisableddma-controller@ff600000arm,pl330arm,primecellÿ`@×al‡JÁ "apb_pclk Ydisabledi2c@ff650000rockchip,rk3288-i2cÿe ×<"i2cJL·defaultÅ>Yokay·€­2Ådpmic@1brockchip,rk808Çxin32kwifibt_32kin&?×·default Å@AB?`Únz†’žª¶ÃCÐD Dw…regulatorsDCDC_REG1Úvdd_arméý q°' ?qw regulator-state-memTDCDC_REG2Úvdd_gpuéý 5'Ð?qwvregulator-state-memTDCDC_REG3 Úvcc135_ddréýregulator-state-memmDCDC_REG4Úvcc_18éýw@'w@wregulator-state-memm…w@LDO_REG3Úvdd_10éýB@'B@regulator-state-memm…B@LDO_REG7 Úvdd10_lcdéýB@'B@¡regulator-state-memTSWITCH_REG1 Úvcc33_lcdéýwXregulator-state-memTSWITCH_REG2éý Úvcc18_hdmi¡i2c@ff660000rockchip,rk3288-i2cÿf ×="i2cJN·defaultÅEYokay·† ­2Å pwm@ff680000rockchip,rk3288-pwmÿhÀ·defaultÅFJ_ Ydisabledpwm@ff680010rockchip,rk3288-pwmÿhÀ·defaultÅGJ_Yokayw‰pwm@ff680020rockchip,rk3288-pwmÿh À·defaultÅHJ_ Ydisabledpwm@ff680030rockchip,rk3288-pwmÿh0À·defaultÅIJ_ Ydisabledsram@ff700000 mmio-sramÿp€°ÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿswpower-controller!rockchip,rk3288-power-controllerËw\power-domain@9 ÈJÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ßJKLMNOPQRËpower-domain@11 JÏopßSTËpower-domain@12 JÐÜßUËpower-domain@13 JÀßVWËreboot-modesyscon-reboot-modeæ”íRBÃùRBÃRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvJ "xin24m':Ú#HÑÝjÒÞk$0#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀwsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿww:edp-phyrockchip,rk3288-dp-phyJh"24mE Ydisabledwlio-domains"rockchip,rk3288-io-voltage-domainYokayPCZesCƒC‘X�usbphyrockchip,rk3288-usb-phyYokayusb-phy@320E J]"phyclkÚ … Mphy-resetw=usb-phy@334E4J^"phyclkÚ ˆ Mphy-resetw;usb-phy@348EHJ_"phyclkÚ ‹ Mphy-resetw<watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Jp ×OYokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹©JTÐ "mclkhclkyY~tx ×6·defaultÅZ': Ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰© ×5JRÎ"i2s_clki2s_hclkyYY~txrx·defaultÅ[ºÕ Ydisabledcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ ×0 JÇÍ}Á"aclkhclksclkapb_pclk ® Mcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ×JÊÔ "aclkifaceï Ydisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ×JÍÕ "aclkifaceïü Ydisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ×JÈÖj"aclkhclksclk \  ilm Mcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ×JžÑ"aclk_vopdclk_vophclk_vop \  def Maxiahbdclk %]Yokayportw endpoint@0 ,^wqendpoint@1 ,_wmendpoint@2 ,`wgendpoint@3 ,awjiommu@ff930300rockchip,iommuÿ“ ×JÅÑ "aclkiface \ ïYokayw]vop@ff940000rockchip,rk3288-vop ÿ”œÿ” ×JÆ¿Ò"aclk_vopdclk_vophclk_vop \  °±² Maxiahbdclk %b Ydisabledportw endpoint@0 ,cwrendpoint@1 ,dwnendpoint@2 ,ewhendpoint@3 ,fwkiommu@ff940300rockchip,iommuÿ” ×JÆÒ "aclkiface \ ï Ydisabledwbdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ×J~d "refpclk \ ': Ydisabledportsport@0endpoint@0 ,gw`endpoint@1 ,hweport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Jg "pclk_lvds·lcdcÅi \ ': Ydisabledportsport@0endpoint@0 ,jwaendpoint@1 ,kwfport@1dp@ff970000rockchip,rk3288-dpÿ—@ ×bh( Jic"dppclk�l’dp \  oMdp': Ydisabledportsport@0endpoint@0 ,mw_endpoint@1 ,nwdport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜þ ×gJhmn"iahbisfrcec \ ':©Yokay·defaultunwedgeÅoýpportsport@0endpoint@0 ,qw^endpoint@1 ,rwcport@1video-codec@ff9a0000rockchip,rk3288-vpuÿš×   }vepuvdpuJÐÜ "aclkhclk %s \ iommu@ff9a0800rockchip,iommuÿš × JÐÜ "aclkifaceï \ wsvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ ×  JÏÛop"axiahbcabaccore ÏÛop0ׄõáá£á£ %t \ iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ×oJÏÛ "aclkifaceï \ wtgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$× }jobmmugpuJÀ'u; \ Yokay <vw7opp-table-1operating-points-v2wuopp-100000000Šõá‘~ðopp-200000000Š ë‘~ðopp-300000000Šá£‘B@opp-400000000Šׄ‘Èàopp-600000000Š#ÃF‘Ðqos@ffaa0000rockchip,rk3288-qossysconÿª wVqos@ffaa0080rockchip,rk3288-qossysconÿª€ wWqos@ffad0000rockchip,rk3288-qossysconÿ­ wKqos@ffad0100rockchip,rk3288-qossysconÿ­ wLqos@ffad0180rockchip,rk3288-qossysconÿ­€ wMqos@ffad0400rockchip,rk3288-qossysconÿ­ wNqos@ffad0480rockchip,rk3288-qossysconÿ­€ wOqos@ffad0500rockchip,rk3288-qossysconÿ­ wJqos@ffad0800rockchip,rk3288-qossysconÿ­ wPqos@ffad0880rockchip,rk3288-qossysconÿ­€ wQqos@ffad0900rockchip,rk3288-qossysconÿ­ wRqos@ffae0000rockchip,rk3288-qossysconÿ® wUqos@ffaf0000rockchip,rk3288-qossysconÿ¯ wSqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ wTdma-controller@ffb20000arm,pl330arm,primecellÿ²@×al‡JÁ "apb_pclkwYefuse@ffb40000rockchip,rk3288-efuseÿ´ Jq "pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400 H ]@ÿÀÿÀ ÿÀ@ ÿÀ`  × wpinctrlrockchip,rk3288-pinctrl':°·default Åwxygpio@ff750000rockchip,gpio-bankÿu ×QJ@ n ~ H ]w?gpio@ff780000rockchip,gpio-bankÿx ×RJA n ~ H ]gpio@ff790000rockchip,gpio-bankÿy ×SJB n ~ H ]w„gpio@ff7a0000rockchip,gpio-bankÿz ×TJC n ~ H ]gpio@ff7b0000rockchip,gpio-bankÿ{ ×UJD n ~ H ]w.gpio@ff7c0000rockchip,gpio-bankÿ| ×VJE n ~ H ]gpio@ff7d0000rockchip,gpio-bankÿ} ×WJF n ~ H ]gpio@ff7e0000rockchip,gpio-bankÿ~ ×XJG n ~ H ]wDgpio@ff7f0000rockchip,gpio-bankÿ ×YJH n ~ H ]hdmihdmi-cec-c0 Šzhdmi-cec-c7 Šzhdmi-ddc Šzzwohdmi-ddc-unwedge Š{zwpvcc50-hdmi-en Šzwˆpcfg-output-low ˜w{pcfg-pull-up £w|pcfg-pull-down °w}pcfg-pull-none ¿wzpcfg-pull-none-12ma ¿ Ì w€suspendglobal-pwroff Šzwyddrio-pwroff Šzwxddr0-retention Š|wwddr1-retention Š|edpedp-hpd Š }i2c0i2c0-xfer Šzzw>i2c1i2c1-xfer Šzzw$i2c2i2c2-xfer Š z zwEi2c3i2c3-xfer Šzzw%i2c4i2c4-xfer Šzzw&i2c5i2c5-xfer Šzzw'i2s0i2s0-bus` Šzzzzzzw[lcdclcdc-ctl@ Šzzzzwisdmmcsdmmc-clk Šzsdmmc-cmd Š|sdmmc-cd Š|sdmmc-bus1 Š|sdmmc-bus4@ Š||||sdio0sdio0-bus1 Š|sdio0-bus4@ Š~~~~wsdio0-cmd Š~wsdio0-clk Š~wsdio0-cd Š|sdio0-wp Š|sdio0-pwr Š|sdio0-bkpwr Š|sdio0-int Š|wifienable-h Šzw†bt-enable-l Šzw,bt-host-wake Š}bt-host-wake-l Šzw+bt-dev-wake-sleep Š{bt-dev-wake-awake Šbt-dev-wake Šzw-sdio1sdio1-bus1 Š|sdio1-bus4@ Š||||sdio1-cd Š|sdio1-wp Š|sdio1-bkpwr Š|sdio1-int Š|sdio1-cmd Š|sdio1-clk Šzsdio1-pwr Š |emmcemmc-clk Š~wemmc-cmd Š~wemmc-pwr Š |emmc-bus1 Š|emmc-bus4@ Š||||emmc-bus8€ Š~~~~~~~~wemmc-reset Š zwƒspi0spi0-clk Š |wspi0-cs0 Š |wspi0-tx Š|wspi0-rx Š|wspi0-cs1 Š|spi1spi1-clk Š |wspi1-cs0 Š |wspi1-rx Š|wspi1-tx Š|wspi2spi2-cs1 Š|spi2-clk Š|w spi2-cs0 Š|w#spi2-rx Š|w"spi2-tx Š |w!uart0uart0-xfer Š|zw(uart0-cts Š|w)uart0-rts Šzw*uart1uart1-xfer Š| zw/uart1-cts Š |uart1-rts Š zuart2uart2-xfer Š|zw0uart3uart3-xfer Š|zw1uart3-cts Š |uart3-rts Š zuart4uart4-xfer Š|zw2uart4-cts Š |uart4-rts Š ztsadcotp-pin Š zw8otp-out Š zw9pwm0pwm0-pin ŠzwFpwm1pwm1-pin ŠzwGpwm2pwm2-pin ŠzwHpwm3pwm3-pin ŠzwIgmacrgmii-pinsð Šzzzz€€€€zzz €€zzrmii-pins  Šzzzzzzzzzzspdifspdif-tx Š zwZpcfg-pull-none-drv-8ma ¿ Ìw~pcfg-pull-up-drv-8ma £ Ìpcfg-output-high Ûwbuttonspwr-key-l Š|w�pmicpmic-int-l Š|w@dvs-1 Š }wAdvs-2 Š}wBrebootap-warm-reset-h Š zw‚recovery-switchrec-mode-l Š |tpmtpm-int-h Šzwrite-protectfw-wp-ap Šzusb-hostusb2-pwr-en Š zwŠchosen çserial2:115200n8memorymemory€power-button gpio-keys·defaultÅ�key-power óPower ? ùt d`gpio-restart gpio-restart ? ·defaultÅ‚ Èemmc-pwrseqmmc-pwrseq-emmcŃ·default „ wsdio-pwrseqmmc-pwrseq-simpleJ… "ext_clock·defaultņ .w regulator-vcc-5vregulator-fixedÚvcc_5véýLK@'LK@w‡regulator-vcc33-sysregulator-fixed Úvcc33_syséý2Z '2Z  +‡wregulator-vcc50-hdmiregulator-fixed Úvcc50_hdmiéý +‡ 6 ID·defaultňregulator-vdd-logicpwm-regulator Úvdd_logic N‰Ê S ^{ r”éý~ð'™p? regulator-vcc33-ioregulator-fixed Úvcc33_ioéý +wCregulator-vcc5-host2regulator-fixed 6 I? ·defaultÅŠ Úvcc5_host2éý #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplycap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreg-shiftreg-io-widthhost-wakeup-gpiosshutdown-gpiosdevice-wakeup-gpiosmax-speedbrcm,bt-pcm-int-params#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltregulator-suspend-mem-disabled#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unit