Ð þí£Q8™H( ™%asus,rk3288-tinker-srockchip,rk3288&$7Rockchip RK3288 Asus Tinker Board Saliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf rcpu@501 cpuarm,cortex-a12"6ELrrcpu@502 cpuarm,cortex-a12"6ELrrcpu@503 cpuarm,cortex-a12"6ELrropp-table-0operating-points-v2zropp-126000000…‚›€Œ » šœ@opp-216000000… ßæŒ » opp-312000000…˜¾Œ » opp-408000000…Q–Œ » opp-600000000…#ÃFŒ » opp-696000000…)|Œ~ðopp-816000000…0£,ŒB@opp-1008000000…<ÜŒ�opp-1200000000…G†ŒŒÈàopp-1416000000…TfrŒO€opp-1512000000…ZJŒÖ opp-1608000000…_Ø"Œ™popp-1704000000…e�úŒ™popp-1800000000…kIÒŒ\Àreserved-memory«dma-unusable@fe000000þoscillator fixed-clock²n6Âxin24mÕr timerarm,armv7-timerâ0Ò   ²n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem) mmc@ff0c0000rockchip,rk3288-dw-mshc/ðÑ€ EÈDrvbiuciuciu-driveciu-sample= Ò ÿ @€HresetTokay[ewˆ’�default« µÁmmc@ff0d0000rockchip,rk3288-dw-mshc/úð€ EÉEswbiuciuciu-driveciu-sample= Ò!ÿ @�HresetTokay[wÎÛñü�default« $µÁmmc@ff0e0000rockchip,rk3288-dw-mshc/ðÑ€ EÊFtxbiuciuciu-driveciu-sample= Ò"ÿ@‚Hreset Tdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc/ðÑ€ EËGuybiuciuciu-driveciu-sample= Ò#ÿ@ƒHresetTokay[eü�default«1@saradc@ff100000rockchip,saradcÿ Ò$MEI[saradcapb_pclkW Hsaradc-apbTokay_spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclkk  ptxrx Ò,�default« !"#ÿ Tdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclkk ptxrx Ò-�default«$%&'ÿ Tdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclkkptxrx Ò.�default«()*+ÿ Tdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM�default«, Tdisabledi2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO�default«- Tdisabledi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP�default«. Tdisabledi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ�default«/Tokayrtserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7z„EMUbaudclkapb_pclkkptxrx�default«0Tokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8z„ENVbaudclkapb_pclkkptxrx�default«1Tokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9z„EOWbaudclkapb_pclk�default«2Tokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:z„EPXbaudclkapb_pclkkptxrx�default«3Tokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;z„EQYbaudclkapb_pclkk  ptxrx�default«4Tokaydma-controller@ff250000arm,pl330arm,primecellÿ%@Ò‘œ·E apb_pclkrthermal-zonesreserve-thermalÎèäˆò5cpu-thermalÎdäˆò5tripscpu_alert0pÐpassiver6cpu_alert1$øÐpassiver7cpu_crit_�Ð criticalcooling-mapsmap060ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap170ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalÎdäˆò5tripsgpu_alert0pÐpassiver8gpu_crit_�Ð criticalcooling-mapsmap08 9ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Htsadc-apb�initdefaultsleep«:-;7:AW<dsTokay{’r5ethernet@ff290000rockchip,rk3288-gmacÿ)Ò­macirqeth_wake_irqW<8E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB HstmmacethTokay½—Í=äinputñrgmiiú>�default«? @ +'B@@0Iusb@ff500000 generic-ehciÿP ÒEÂRAWusbTokayusb@ff520000 generic-ohciÿR Ò)EÂRAWusb Tdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotgahostRB Wusb2-phyiTokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotgaotg€’¡€€@@ RC Wusb2-phyTokayusb@ff5c0000 generic-ehciÿ\ ÒEÄ Tdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@Ò‘œ·EÁ apb_pclk Tdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL�default«DTokay²€pmic@1brockchip,rk808&EÒÕÂxin32krk808-clkout2°E E �default«FGHIºÛéJõJJ JJ%J1=IVJcpr…regulatorsDCDC_REG1}‘£ q°»\ÀÓvdd_armâpr regulator-state-mem÷DCDC_REG2}‘£ øP»ÐÓvdd_gpuâpr{regulator-state-mem(B@DCDC_REG3}‘Óvcc_ddrregulator-state-memDCDC_REG4}‘£2Z »2Z Óvcc_iorregulator-state-mem(2Z LDO_REG1}‘£w@»w@ Óvcc18_ldo1rregulator-state-mem(w@LDO_REG2}‘£2Z »2Z  Óvcc33_mipiregulator-state-mem÷LDO_REG3}‘£B@»B@Óvdd_10regulator-state-mem(B@LDO_REG4}‘£w@»w@ Óvcc18_codecregulator-state-mem(w@LDO_REG5}‘£w@»2Z  Óvccio_sdrregulator-state-mem(2Z LDO_REG6}‘£B@»B@ Óvdd10_lcdregulator-state-mem(B@LDO_REG7}‘£w@»w@Óvcc_18rregulator-state-mem(w@LDO_REG8}‘£w@»w@ Óvcc18_lcdregulator-state-mem(w@SWITCH_REG1}‘ Óvcc33_sdrregulator-state-memSWITCH_REG2}‘ Óvcc33_lanr>regulator-state-memi2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN�default«KTokaypwm@ff680000rockchip,rk3288-pwmÿhD�default«LE_Tokaypwm@ff680010rockchip,rk3288-pwmÿhD�default«ME_ Tdisabledpwm@ff680020rockchip,rk3288-pwmÿh D�default«NE_ Tdisabledpwm@ff680030rockchip,rk3288-pwmÿh0D�default«OE_ Tdisabledsram@ff700000 mmio-sramÿp€«ÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsrpower-controller!rockchip,rk3288-power-controllerOrapower-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$cPQRSTUVWXOpower-domain@11 EÏopcYZOpower-domain@12 EÐÜc[Opower-domain@13 EÀc\]Oreboot-modesyscon-reboot-modej”qRBÃ}RBËRBà ›RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24mW<Õ§H½ÑÝjÒÞk$´#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀrsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwr<edp-phyrockchip,rk3288-dp-phyEh24mÉ Tdisabledrqio-domains"rockchip,rk3288-io-voltage-domainTokayÔâusbphyrockchip,rk3288-usb-phyTokayusb-phy@320É E]phyclkÕ… Hphy-resetrCusb-phy@334É4E^phyclkÕˆ Hphy-resetrAusb-phy@348ÉHE_phyclkÕ‹ Hphy-resetrBwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒOTokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹îETÐ mclkhclkk^ptx Ò6�default«_W< Tdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰î Ò5ERÎi2s_clki2s_hclkk^^ptxrx�default«`ÿTokayrˆcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Hcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkiface4 Tdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkiface4A Tdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclk\a ilm Hcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vop\a def HaxiahbdclkjbTokayportr endpoint@0qcrvendpoint@1qdrrendpoint@2qerlendpoint@3qfroiommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkiface\a 4Tokayrbvop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vop\a °±² HaxiahbdclkjgTokayportr endpoint@0qhrwendpoint@1qirsendpoint@2qjrmendpoint@3qkrpiommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkiface\a 4Tokayrgdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclk\a W< Tdisabledportsport@0endpoint@0qlreendpoint@1qmrjport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds�lcdc«n\a W< Tdisabledportsport@0endpoint@0qorfendpoint@1qprkport@1dp@ff970000rockchip,rk3288-dpÿ—@ Òb½hÍ EicdppclkRqWdp\a oHdpW< Tdisabledportsport@0endpoint@0qrrdendpoint@1qsriport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜„ ÒgEhmniahbisfrcec\a W<îTokay�t�default«ur‡portsport@0endpoint@0qvrcendpoint@1qwrhport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   ­vepuvdpuEÐÜ aclkhclkjx\a iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkiface4\a rxvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore ½ÏÛop´ׄõáá£á£jy\a iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkiface4\a rygpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò ­jobmmugpuEÀ"z6\a Tokay�{r9opp-table-1operating-points-v2rzopp-100000000…õáŒ~ðopp-200000000… ëÂŒ~ðopp-300000000…ᣌB@opp-400000000…ׄŒÈàopp-600000000…#ÃFŒÐqos@ffaa0000rockchip,rk3288-qossysconÿª r\qos@ffaa0080rockchip,rk3288-qossysconÿª€ r]qos@ffad0000rockchip,rk3288-qossysconÿ­ rQqos@ffad0100rockchip,rk3288-qossysconÿ­ rRqos@ffad0180rockchip,rk3288-qossysconÿ­€ rSqos@ffad0400rockchip,rk3288-qossysconÿ­ rTqos@ffad0480rockchip,rk3288-qossysconÿ­€ rUqos@ffad0500rockchip,rk3288-qossysconÿ­ rPqos@ffad0800rockchip,rk3288-qossysconÿ­ rVqos@ffad0880rockchip,rk3288-qossysconÿ­€ rWqos@ffad0900rockchip,rk3288-qossysconÿ­ rXqos@ffae0000rockchip,rk3288-qossysconÿ® r[qos@ffaf0000rockchip,rk3288-qossysconÿ¯ rYqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ rZdma-controller@ffb20000arm,pl330arm,primecellÿ²@Ò‘œ·EÁ apb_pclkr^efuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400™®@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò rpinctrlrockchip,rk3288-pinctrlW<þ«gpio@ff750000rockchip,gpio-bankÿu ÒQE@¿Ï™®rEgpio@ff780000rockchip,gpio-bankÿx ÒREA¿Ï™®r„gpio@ff790000rockchip,gpio-bankÿy ÒSEB¿Ï™®gpio@ff7a0000rockchip,gpio-bankÿz ÒTEC¿Ï™®gpio@ff7b0000rockchip,gpio-bankÿ{ ÒUED¿Ï™®r@gpio@ff7c0000rockchip,gpio-bankÿ| ÒVEE¿Ï™®gpio@ff7d0000rockchip,gpio-bankÿ} ÒWEF¿Ï™®gpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEG¿Ï™®r‰gpio@ff7f0000rockchip,gpio-bankÿ ÒYEH¿Ï™®hdmihdmi-cec-c0Û|ruhdmi-cec-c7Û|hdmi-ddc Û||hdmi-ddc-unwedge Û}|pcfg-output-lowér}pcfg-pull-upôr~pcfg-pull-down rpcfg-pull-none r|pcfg-pull-none-12ma   r‚suspendglobal-pwroffÛ|rGddrio-pwroffÛ|ddr0-retentionÛ~ddr1-retentionÛ~edpedp-hpdÛ i2c0i2c0-xfer Û||rDi2c1i2c1-xfer Û||r,i2c2i2c2-xfer Û | |rKi2c3i2c3-xfer Û||r-i2c4i2c4-xfer Û||r.i2c5i2c5-xfer Û||r/i2s0i2s0-bus`Û||||||r`lcdclcdc-ctl@Û||||rnsdmmcsdmmc-clkÛ€r sdmmc-cmdÛ�rsdmmc-cdÛ~rsdmmc-bus1Û~sdmmc-bus4@Û����rsdmmc-pwrÛ |rŠsdio0sdio0-bus1Û~sdio0-bus4@Û~~~~rsdio0-cmdÛ~rsdio0-clkÛ|rsdio0-cdÛ~sdio0-wpÛ~sdio0-pwrÛ~sdio0-bkpwrÛ~sdio0-intÛ~rsdio1sdio1-bus1Û~sdio1-bus4@Û~~~~sdio1-cdÛ~sdio1-wpÛ~sdio1-bkpwrÛ~sdio1-intÛ~sdio1-cmdÛ~sdio1-clkÛ|sdio1-pwrÛ ~emmcemmc-clkÛ|remmc-cmdÛ~remmc-pwrÛ ~remmc-bus1Û~emmc-bus4@Û~~~~emmc-bus8€Û~~~~~~~~rspi0spi0-clkÛ ~r spi0-cs0Û ~r#spi0-txÛ~r!spi0-rxÛ~r"spi0-cs1Û~spi1spi1-clkÛ ~r$spi1-cs0Û ~r'spi1-rxÛ~r&spi1-txÛ~r%spi2spi2-cs1Û~spi2-clkÛ~r(spi2-cs0Û~r+spi2-rxÛ~r*spi2-txÛ ~r)uart0uart0-xfer Û~|r0uart0-ctsÛ~uart0-rtsÛ|uart1uart1-xfer Û~ |r1uart1-ctsÛ ~uart1-rtsÛ |uart2uart2-xfer Û~|r2uart3uart3-xfer Û~|r3uart3-ctsÛ ~uart3-rtsÛ |uart4uart4-xfer Û~|r4uart4-ctsÛ ~uart4-rtsÛ |tsadcotp-pinÛ |r:otp-outÛ |r;pwm0pwm0-pinÛ|rLpwm1pwm1-pinÛ|rMpwm2pwm2-pinÛ|rNpwm3pwm3-pinÛ|rOgmacrgmii-pinsðÛ||||‚‚‚‚||| ‚‚||r?rmii-pins Û||||||||||spdifspdif-txÛ |r_pcfg-pull-none-drv-8ma r€pcfg-pull-up-drv-8maô r�backlightbl-enÛ|buttonspwrbtnÛ~rƒeth_phyeth-phy-pwrÛ|pmicpmic-intÛ~rFdvs-1Û rHdvs-2Û rIusbhost-vbus-drvÛ|pwr-3gÛ|sdiowifi-enable Û||r†chosen ,serial2:115200n8memory€ memoryexternal-gmac-clock fixed-clockÕ²sY@ Âext_gmacr=gpio-keys gpio-keys 8�default«ƒbutton ´E Ct NGPIO Key Power TÛ edgpio-leds gpio-ledsled-0 ´„ wmmc0led-1 ´„ wheartbeatled-2 ´E wdefault-onsdio-pwrseqmmc-pwrseq-simpleE… ext_clock�default«† �@@rsoundsimple-audio-card ™i2s ²rockchip,tinker-codec Ésimple-audio-card,codec ã‡simple-audio-card,cpu ãˆregulator-vsysregulator-fixedÓvcc_sys£LK@»LK@}‘rJregulator-sdmmcregulator-fixed ‰ �default«ŠÓvcc_sd£2Z »2Z  토 þ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedbroken-cddisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50mmc-hs200-1_8vmmc-ddr-1_8v#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizedvs-gpiosrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellssdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthstdout-pathautorepeatlinux,codelabellinux,input-typedebounce-intervallinux,default-triggerreset-gpiossimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssound-daistartup-delay-usvin-supply