Ð þí¡ö8˜( Þ—à*chipspark,popmetal-rk3288rockchip,rk3288&7PopMetal-RK3288aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf qcpu@501 cpuarm,cortex-a12"6ELrf qcpu@502 cpuarm,cortex-a12"6ELrf qcpu@503 cpuarm,cortex-a12"6ELrf qopp-table-0operating-points-v2yqopp-126000000„‚›€‹ » ™œ@opp-216000000„ ßæ‹ » opp-312000000„˜¾‹ » opp-408000000„Q–‹ » opp-600000000„#ÃF‹ » opp-696000000„)|‹~ðopp-816000000„0£,‹B@opp-1008000000„<Ü‹�opp-1200000000„G†Œ‹Èàopp-1416000000„Tfr‹O€opp-1512000000„ZJ‹Ö opp-1608000000„_Ø"‹™preserved-memoryªdma-unusable@fe000000þoscillator fixed-clock±n6Áxin24mÔq timerarm,armv7-timerá0Ò   ±n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem( mmc@ff0c0000rockchip,rk3288-dw-mshc.ðÑ€ EÈDrvbiuciuciu-driveciu-sample< Ò ÿ @€GresetSokayZdv‡È™¤default² ¼ÉÖãñýmmc@ff0d0000rockchip,rk3288-dw-mshc.ðÑ€ EÉEswbiuciuciu-driveciu-sample< Ò!ÿ @�Greset Sdisabledmmc@ff0e0000rockchip,rk3288-dw-mshc.ðÑ€ EÊFtxbiuciuciu-driveciu-sample< Ò"ÿ@‚Greset Sdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc.ðÑ€ EËGuybiuciuciu-driveciu-sample< Ò#ÿ@ƒGresetSokayZd &¤default²ñýsaradc@ff100000rockchip,saradcÿ Ò$4EI[saradcapb_pclkW Gsaradc-apb Sdisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclkF  Ktxrx Ò,¤default²ÿ Sdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclkF Ktxrx Ò-¤default² !ÿ Sdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclkFKtxrx Ò.¤default²"#$%ÿ Sdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM¤default²&Sokay±€ak8963@dasahi-kasei,ak8975 &'Ò¤default²(U`l3g4200d@69st,l3g4200d-gyrokiU{mma8452@1d fsl,mma8452&'Ò¤default²)i2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO¤default²*Sokayi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP¤default²+Sokayi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ¤default²,Sokayqsserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7ˆ’EMUbaudclkapb_pclkFKtxrx¤default²-Sokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8ˆ’ENVbaudclkapb_pclkFKtxrx¤default².Sokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9ˆ’EOWbaudclkapb_pclk¤default²/Sokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:ˆ’EPXbaudclkapb_pclkFKtxrx¤default²0Sokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;ˆ’EQYbaudclkapb_pclkF  Ktxrx¤default²1Sokaydma-controller@ff250000arm,pl330arm,primecellÿ%@ÒŸªÅE apb_pclkqthermal-zonesreserve-thermalÜèòˆ2cpu-thermalÜdòˆ2tripscpu_alert0pÐpassiveq3cpu_alert1$øÐpassiveq4cpu_crit_�Ð criticalcooling-mapsmap0'30,ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1'40,ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalÜdòˆ2tripsgpu_alert0pÐpassiveq5gpu_crit_�Ð criticalcooling-mapsmap0'5 ,6ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Gtsadc-apb¤initdefaultsleep²7;8E7Oe9rsSokay‰ q2ethernet@ff290000rockchip,rk3288-gmacÿ)Ò»macirqeth_wake_irqe98E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB GstmmacethSokayË:Örgmiißinput ì;ü 'B@'—7<¤default²=N0Wusb@ff500000 generic-ehciÿP ÒEÂ`>eusb Sdisabledusb@ff520000 generic-ohciÿR Ò)EÂ`>eusb Sdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotgohost`? eusb2-phyw Sdisabledusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotgootgŽ ¯€€@@ `@ eusb2-phySokayusb@ff5c0000 generic-ehciÿ\ ÒEÄ Sdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@ÒŸªÅEÁ apb_pclk Sdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL¤default²ASokay±€pmic@1brockchip,rk808&BÒ¤default²CD¾ßÔÁxin32krk808-clkout2íEùEEEE)E5FAMZEg{regulatorsDCDC_REG1tˆš q°²™pÊvdd_armq regulator-state-memÙDCDC_REG2tˆš øP²ÐÊvdd_gpuregulator-state-memò B@DCDC_REG3tˆÊvcc_ddrregulator-state-memòDCDC_REG4tˆš2Z ²2Z Êvcc_ioqregulator-state-memò 2Z LDO_REG1tˆš2Z ²2Z Êvcc_lanq:regulator-state-memò 2Z LDO_REG2tˆšw@²2Z  Êvccio_sdqregulator-state-memÙLDO_REG3tˆšB@²B@Êvdd_10regulator-state-memò B@LDO_REG4tˆšw@²w@ Êvcc18_lcdregulator-state-memò w@LDO_REG5tšw@²2Z Êldo5LDO_REG6tˆšB@²B@ Êvdd10_lcdregulator-state-memò B@LDO_REG7tˆšw@²w@Êvcc_18qFregulator-state-memò w@LDO_REG8tˆš2Z ²2Z Êvcca_33qZregulator-state-memò 2Z SWITCH_REG1tˆ Êvccio_wlq\regulator-state-memòSWITCH_REG2tˆÊvcc_lcdregulator-state-memòi2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN¤default²GSokaypwm@ff680000rockchip,rk3288-pwmÿh&¤default²HE_ Sdisabledpwm@ff680010rockchip,rk3288-pwmÿh&¤default²IE_ Sdisabledpwm@ff680020rockchip,rk3288-pwmÿh &¤default²JE_ Sdisabledpwm@ff680030rockchip,rk3288-pwmÿh0&¤default²KE_ Sdisabledsram@ff700000 mmio-sramÿp€ªÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsqpower-controller!rockchip,rk3288-power-controller1q`power-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ELMNOPQRST1power-domain@11 EÏopEUV1power-domain@12 EÐÜEW1power-domain@13 EÀEXY1reboot-modesyscon-reboot-modeL”SRBÃ_RBÃmRBà }RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24me9Ô‰H'ÑÝjÒÞk$–#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀqsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwq9edp-phyrockchip,rk3288-dp-phyEh24m« Sdisabledqpio-domains"rockchip,rk3288-io-voltage-domainSokay¶ZÃÍ[Øæ:ô,\usbphyrockchip,rk3288-usb-phySokayusb-phy@320« E]phyclkÔ… Gphy-resetq@usb-phy@334«4E^phyclkÔˆ Gphy-resetq>usb-phy@348«HE_phyclkÔ‹ Gphy-resetq?watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒO Sdisabledsound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹8ETÐ mclkhclkF]Ktx Ò6¤default²^e9 Sdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰8 Ò5ERÎi2s_clki2s_hclkF]]Ktxrx¤default²_Id Sdisabledcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Gcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkiface~ Sdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkiface~‹ Sdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclk¦` ilm Gcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vop¦` def Gaxiahbdclk´aSokayportq endpoint@0»bqtendpoint@1»cqqendpoint@2»dqkendpoint@3»eqniommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkiface¦` ~Sokayqavop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vop¦` °±² Gaxiahbdclk´fSokayportq endpoint@0»gquendpoint@1»hqrendpoint@2»iqlendpoint@3»jqoiommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkiface¦` ~Sokayqfdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclk¦` e9 Sdisabledportsport@0endpoint@0»kqdendpoint@1»lqiport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds¤lcdc²m¦` e9 Sdisabledportsport@0endpoint@0»nqeendpoint@1»oqjport@1dp@ff970000rockchip,rk3288-dpÿ—@ Òb'h7 Eicdppclk`pedp¦` oGdpe9 Sdisabledportsport@0endpoint@0»qqcendpoint@1»rqhport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜’ ÒgEhmniahbisfrcec¦` e98SokayËsportsport@0endpoint@0»tqbendpoint@1»uqgport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   »vepuvdpuEÐÜ aclkhclk´v¦` iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkiface~¦` qvvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore 'ÏÛop–ׄõáá£á£´w¦` iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkiface~¦` qwgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò »jobmmugpuEÀ"x6¦`  Sdisabledq6opp-table-1operating-points-v2qxopp-100000000„õá‹~ðopp-200000000„ ë‹~ðopp-300000000„ᣋB@opp-400000000„ׄ‹Èàopp-600000000„#ÃF‹Ðqos@ffaa0000rockchip,rk3288-qossysconÿª qXqos@ffaa0080rockchip,rk3288-qossysconÿª€ qYqos@ffad0000rockchip,rk3288-qossysconÿ­ qMqos@ffad0100rockchip,rk3288-qossysconÿ­ qNqos@ffad0180rockchip,rk3288-qossysconÿ­€ qOqos@ffad0400rockchip,rk3288-qossysconÿ­ qPqos@ffad0480rockchip,rk3288-qossysconÿ­€ qQqos@ffad0500rockchip,rk3288-qossysconÿ­ qLqos@ffad0800rockchip,rk3288-qossysconÿ­ qRqos@ffad0880rockchip,rk3288-qossysconÿ­€ qSqos@ffad0900rockchip,rk3288-qossysconÿ­ qTqos@ffae0000rockchip,rk3288-qossysconÿ® qWqos@ffaf0000rockchip,rk3288-qossysconÿ¯ qUqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ qVdma-controller@ffb20000arm,pl330arm,primecellÿ²@ÒŸªÅEÁ apb_pclkq]efuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400×ì@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò qpinctrlrockchip,rk3288-pinctrle9þªgpio@ff750000rockchip,gpio-bankÿu ÒQE@ý ×ìqBgpio@ff780000rockchip,gpio-bankÿx ÒREAý ×ìgpio@ff790000rockchip,gpio-bankÿy ÒSEBý ×ìgpio@ff7a0000rockchip,gpio-bankÿz ÒTECý ×ìgpio@ff7b0000rockchip,gpio-bankÿ{ ÒUEDý ×ìq;gpio@ff7c0000rockchip,gpio-bankÿ| ÒVEEý ×ìgpio@ff7d0000rockchip,gpio-bankÿ} ÒWEFý ×ìgpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEGý ×ìq€gpio@ff7f0000rockchip,gpio-bankÿ ÒYEHý ×ìq'hdmihdmi-cec-c0 yhdmi-cec-c7 yhdmi-ddc yyhdmi-ddc-unwedge zypcfg-output-low 'qzpcfg-pull-up 2q{pcfg-pull-down ?q|pcfg-pull-none Nqypcfg-pull-none-12ma N [ q}suspendglobal-pwroff yqDddrio-pwroff yddr0-retention {ddr1-retention {edpedp-hpd  |i2c0i2c0-xfer yyqAi2c1i2c1-xfer yyq&i2c2i2c2-xfer  y yqGi2c3i2c3-xfer yyq*i2c4i2c4-xfer yyq+i2c5i2c5-xfer yyq,i2s0i2s0-bus` yyyyyyq_lcdclcdc-ctl@ yyyyqmsdmmcsdmmc-clk yq sdmmc-cmd {qsdmmc-cd {qsdmmc-bus1 {sdmmc-bus4@ {{{{qsdmmc-pwr  yq�sdio0sdio0-bus1 {sdio0-bus4@ {{{{sdio0-cmd {sdio0-clk ysdio0-cd {sdio0-wp {sdio0-pwr {sdio0-bkpwr {sdio0-int {sdio1sdio1-bus1 {sdio1-bus4@ {{{{sdio1-cd {sdio1-wp {sdio1-bkpwr {sdio1-int {sdio1-cmd {sdio1-clk ysdio1-pwr  {emmcemmc-clk yqemmc-cmd {qemmc-pwr  {qemmc-bus1 {emmc-bus4@ {{{{emmc-bus8€ {{{{{{{{qspi0spi0-clk  {qspi0-cs0  {qspi0-tx {qspi0-rx {qspi0-cs1 {spi1spi1-clk  {qspi1-cs0  {q!spi1-rx {q spi1-tx {qspi2spi2-cs1 {spi2-clk {q"spi2-cs0 {q%spi2-rx {q$spi2-tx  {q#uart0uart0-xfer {yq-uart0-cts {uart0-rts yuart1uart1-xfer { yq.uart1-cts  {uart1-rts  yuart2uart2-xfer {yq/uart3uart3-xfer {yq0uart3-cts  {uart3-rts  yuart4uart4-xfer {yq1uart4-cts  {uart4-rts  ytsadcotp-pin  yq7otp-out  yq8pwm0pwm0-pin yqHpwm1pwm1-pin yqIpwm2pwm2-pin yqJpwm3pwm3-pin yqKgmacrgmii-pinsð yyyy}}}}yyy }}yyq=rmii-pins  yyyyyyyyyyspdifspdif-tx  yq^ak8963comp-int {q(buttonspwrbtn {q~dvpdvp-pwr yqƒirir-int {qmma8452gsensor-int {q)pmicpmic-int {qCmemory@0 memory€external-gmac-clock fixed-clock±sY@ Áext_gmacÔq<gpio-keys gpio-keys j¤default²~key-power uB {t †GPIO Key Power Œß �dir-receivergpio-ir-receiver uB¤default²regulator-flashregulator-fixed Êvcc_flashšw@²w@ ¯qregulator-sdmmcregulator-fixed ÷€ ¤default²�Êvcc_sdš2Z ²2Z  º†  ¯qregulator-vsysregulator-fixedÊvcc_sysšLK@²LK@tˆqEregulator-vcc18-dvpregulator-fixed Êvcc18-dvpšw@²w@ ¯‚q[regulator-vcc28-dvpregulator-fixed Ë ÷B¤default²ƒ Êvcc28_dvpš*¹€²*¹€t ¯q‚ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vnon-removable#io-channel-cellsdmasdma-namesvdd-supplyvid-supplyst,drdy-int-pinvddio-supplyreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthautorepeatgpioslinux,codelabellinux,input-typedebounce-intervalvin-supplystartup-delay-usenable-active-high