Ð þíœñ8“˜( Y“`mqmaker,miqirockchip,rk3288& 7mqmaker MiQialiases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf qcpu@501 cpuarm,cortex-a12"6ELrf qcpu@502 cpuarm,cortex-a12"6ELrf qcpu@503 cpuarm,cortex-a12"6ELrf qopp-table-0operating-points-v2yqopp-126000000„‚›€‹ » ™œ@opp-216000000„ ßæ‹ » opp-312000000„˜¾‹ » opp-408000000„Q–‹ » opp-600000000„#ÃF‹ » opp-696000000„)|‹~ðopp-816000000„0£,‹B@opp-1008000000„<Ü‹�opp-1200000000„G†Œ‹Èàopp-1416000000„Tfr‹O€opp-1512000000„ZJ‹Ö opp-1608000000„_Ø"‹™preserved-memoryªdma-unusable@fe000000þoscillator fixed-clock±n6Áxin24mÔq timerarm,armv7-timerá0Ò   ±n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem( mmc@ff0c0000rockchip,rk3288-dw-mshc.ðÑ€ EÈDrvbiuciuciu-driveciu-sample< Ò ÿ @€GresetSokayZdv‡È™¤default² ¼Èmmc@ff0d0000rockchip,rk3288-dw-mshc.ðÑ€ EÉEswbiuciuciu-driveciu-sample< Ò!ÿ @�Greset Sdisabledmmc@ff0e0000rockchip,rk3288-dw-mshc.ðÑ€ EÊFtxbiuciuciu-driveciu-sample< Ò"ÿ@‚Greset Sdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc.ðÑ€ EËGuybiuciuciu-driveciu-sample< Ò#ÿ@ƒGresetSokayZdÕ¤default²¼Èsaradc@ff100000rockchip,saradcÿ Ò$ãEI[saradcapb_pclkW Gsaradc-apbSokayõspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclk  txrx Ò,¤default²ÿ Sdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclk txrx Ò-¤default² !"ÿ Sdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclktxrx Ò.¤default²#$%&ÿ Sdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM¤default²'Sokayi2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO¤default²( Sdisabledi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP¤default²)Sokayi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ¤default²*Sokayqpserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7EMUbaudclkapb_pclktxrx¤default²+ Sdisabledserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8ENVbaudclkapb_pclktxrx¤default², Sdisabledserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9EOWbaudclkapb_pclk¤default²-Sokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:EPXbaudclkapb_pclktxrx¤default².Sokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;EQYbaudclkapb_pclk  txrx¤default²/ Sdisableddma-controller@ff250000arm,pl330arm,primecellÿ%@Ò'2ME apb_pclkqthermal-zonesreserve-thermaldèzˆˆ0cpu-thermalddzˆˆ0tripscpu_alert0˜p¤Ðpassiveq1cpu_alert1˜$ø¤Ðpassiveq2cpu_crit˜_�¤Ð criticalcooling-mapsmap0¯10´ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1¯20´ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalddzˆˆ0tripsgpu_alert0˜p¤Ðpassiveq3gpu_crit˜_�¤Ð criticalcooling-mapsmap0¯3 ´4ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Gtsadc-apb¤initdefaultsleep²5Ã6Í5×í7úsSokay(q0ethernet@ff290000rockchip,rk3288-gmacÿ)ÒCmacirqeth_wake_irqí78E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB GstmmacethSokayS—c8zinput¤default²9:;<‡=’rgmii› ±'B@ Æ>Ö0ßusb@ff500000 generic-ehciÿP ÒEÂè?íusb Sdisabledusb@ff520000 generic-ohciÿR Ò)EÂè?íusb Sdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotg÷hostè@ íusb2-phyÿSokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotg ÷peripheral(7€€@@ èA íusb2-phySokayusb@ff5c0000 generic-ehciÿ\ ÒEÄ Sdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@Ò'2MEÁ apb_pclk Sdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL¤default²BSokay±€syr827@40silergy,syr827F@cvdd_cpur øPŠ™p¢¶È,ä@ùCq syr828@41silergy,syr828FAcvdd_gpur øPŠ™p¢ùCqwrtc@51haoyu,hym8563QÔÁxin32kact8846@5aactive-semi,act8846Z¤default²DC'C2C=CHCTC`EregulatorsREG1cvcc_ddr¢REG2cvcc_ior2Z Š2Z ¢qREG3cvdd_logrÈàŠÈà¢REG4cvcc_20r„€Š„€¢qEREG5 cvccio_sdr2Z Š2Z ¢qREG6 cvdd10_lcdrB@ŠB@¢REG7cvcca_18rw@Šw@REG8cvcca_33r2Z Š2Z qYREG9cvcc_lanr2Z Š2Z q=REG10cvdd_10rB@ŠB@¢REG11cvcc_18rw@Šw@¢qREG12 cvcc18_lcdrw@Šw@¢i2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN¤default²FSokaypwm@ff680000rockchip,rk3288-pwmÿhl¤default²GE_ Sdisabledpwm@ff680010rockchip,rk3288-pwmÿhl¤default²HE_ Sdisabledpwm@ff680020rockchip,rk3288-pwmÿh l¤default²IE_ Sdisabledpwm@ff680030rockchip,rk3288-pwmÿh0l¤default²JE_ Sdisabledsram@ff700000 mmio-sramÿp€ªÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsqpower-controller!rockchip,rk3288-power-controllerwq]power-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$‹KLMNOPQRSwpower-domain@11 EÏop‹TUwpower-domain@12 EÐÜ‹Vwpower-domain@13 EÀ‹WXwreboot-modesyscon-reboot-mode’”™RBÃ¥RBóRBà ÃRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24mí7ÔÏHSÑÝjÒÞk$Ü#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀqsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwq7edp-phyrockchip,rk3288-dp-phyEh24mñ Sdisabledqmio-domains"rockchip,rk3288-io-voltage-domainSokayüY =%3CO]usbphyrockchip,rk3288-usb-phySokayusb-phy@320ñ E]phyclkÔ… Gphy-resetqAusb-phy@334ñ4E^phyclkÔˆ Gphy-resetq?usb-phy@348ñHE_phyclkÔ‹ Gphy-resetq@watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒOSokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹iETÐ mclkhclkZtx Ò6¤default²[í7 Sdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰i Ò5ERÎi2s_clki2s_hclkZZtxrx¤default²\z•Sokayq„crypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Gcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkiface¯ Sdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkiface¯¼ Sdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclk×] ilm Gcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vop×] def Gaxiahbdclkå^Sokayportq endpoint@0ì_qrendpoint@1ì`qnendpoint@2ìaqhendpoint@3ìbqkiommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkiface×] ¯Sokayq^vop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vop×] °±² GaxiahbdclkåcSokayportq endpoint@0ìdqsendpoint@1ìeqoendpoint@2ìfqiendpoint@3ìgqliommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkiface×] ¯Sokayqcdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclk×] í7 Sdisabledportsport@0endpoint@0ìhqaendpoint@1ìiqfport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds¤lcdc²j×] í7 Sdisabledportsport@0endpoint@0ìkqbendpoint@1ìlqgport@1dp@ff970000rockchip,rk3288-dpÿ—@ ÒbShc Eicdppclkèmídp×] oGdpí7 Sdisabledportsport@0endpoint@0ìnq`endpoint@1ìoqeport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜ ÒgEhmniahbisfrcec×] í7iSokayüp¤default²qqƒportsport@0endpoint@0ìrq_endpoint@1ìsqdport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   CvepuvdpuEÐÜ aclkhclkåt×] iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkiface¯×] qtvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore SÏÛopÜׄõáá£á£åu×] iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkiface¯×] qugpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò CjobmmugpuEÀ"v6×] Sokaywq4opp-table-1operating-points-v2qvopp-100000000„õá‹~ðopp-200000000„ ë‹~ðopp-300000000„ᣋB@opp-400000000„ׄ‹Èàopp-600000000„#ÃF‹Ðqos@ffaa0000rockchip,rk3288-qossysconÿª qWqos@ffaa0080rockchip,rk3288-qossysconÿª€ qXqos@ffad0000rockchip,rk3288-qossysconÿ­ qLqos@ffad0100rockchip,rk3288-qossysconÿ­ qMqos@ffad0180rockchip,rk3288-qossysconÿ­€ qNqos@ffad0400rockchip,rk3288-qossysconÿ­ qOqos@ffad0480rockchip,rk3288-qossysconÿ­€ qPqos@ffad0500rockchip,rk3288-qossysconÿ­ qKqos@ffad0800rockchip,rk3288-qossysconÿ­ qQqos@ffad0880rockchip,rk3288-qossysconÿ­€ qRqos@ffad0900rockchip,rk3288-qossysconÿ­ qSqos@ffae0000rockchip,rk3288-qossysconÿ® qVqos@ffaf0000rockchip,rk3288-qossysconÿ¯ qTqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ qUdma-controller@ffb20000arm,pl330arm,primecellÿ²@Ò'2MEÁ apb_pclkqZefuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400)@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò qpinctrlrockchip,rk3288-pinctrlí7þªgpio@ff750000rockchip,gpio-bankÿu ÒQE@:J)q€gpio@ff780000rockchip,gpio-bankÿx ÒREA:J)gpio@ff790000rockchip,gpio-bankÿy ÒSEB:J)gpio@ff7a0000rockchip,gpio-bankÿz ÒTEC:J)gpio@ff7b0000rockchip,gpio-bankÿ{ ÒUED:J)q>gpio@ff7c0000rockchip,gpio-bankÿ| ÒVEE:J)gpio@ff7d0000rockchip,gpio-bankÿ} ÒWEF:J)gpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEG:J)qgpio@ff7f0000rockchip,gpio-bankÿ ÒYEH:J)hdmihdmi-cec-c0Vxqqhdmi-cec-c7Vxhdmi-ddc Vxxhdmi-ddc-unwedge Vyxpcfg-output-lowdqypcfg-pull-upoqzpcfg-pull-down|q{pcfg-pull-none‹qxpcfg-pull-none-12ma‹˜ q|suspendglobal-pwroffVxddrio-pwroffVxddr0-retentionVzddr1-retentionVzedpedp-hpdV {i2c0i2c0-xfer VxxqBi2c1i2c1-xfer Vxxq'i2c2i2c2-xfer V x xqFi2c3i2c3-xfer Vxxq(i2c4i2c4-xfer Vxxq)i2c5i2c5-xfer Vxxq*i2s0i2s0-bus`Vxxxxxxq\lcdclcdc-ctl@Vxxxxqjsdmmcsdmmc-clkV|q sdmmc-cmdV}qsdmmc-cdVzqsdmmc-bus1Vzsdmmc-bus4@V}}}}qsdmmc-pwrV xq‚sdio0sdio0-bus1Vzsdio0-bus4@Vzzzzsdio0-cmdVzsdio0-clkVxsdio0-cdVzsdio0-wpVzsdio0-pwrVzsdio0-bkpwrVzsdio0-intVzsdio1sdio1-bus1Vzsdio1-bus4@Vzzzzsdio1-cdVzsdio1-wpVzsdio1-bkpwrVzsdio1-intVzsdio1-cmdVzsdio1-clkVxsdio1-pwrV zemmcemmc-clkVxqemmc-cmdVzqemmc-pwrV zqemmc-bus1Vzemmc-bus4@Vzzzzemmc-bus8€Vzzzzzzzzqspi0spi0-clkV zqspi0-cs0V zqspi0-txVzqspi0-rxVzqspi0-cs1Vzspi1spi1-clkV zqspi1-cs0V zq"spi1-rxVzq!spi1-txVzq spi2spi2-cs1Vzspi2-clkVzq#spi2-cs0Vzq&spi2-rxVzq%spi2-txV zq$uart0uart0-xfer Vzxq+uart0-ctsVzuart0-rtsVxuart1uart1-xfer Vz xq,uart1-ctsV zuart1-rtsV xuart2uart2-xfer Vzxq-uart3uart3-xfer Vzxq.uart3-ctsV zuart3-rtsV xuart4uart4-xfer Vzxq/uart4-ctsV zuart4-rtsV xtsadcotp-pinV xq5otp-outV xq6pwm0pwm0-pinVxqGpwm1pwm1-pinVxqHpwm2pwm2-pinVxqIpwm3pwm3-pinVxqJgmacrgmii-pinsðVxxxx||||xxx ||xxq9rmii-pins Vxxxxxxxxxxphy-intV zq<phy-pmebVzq;phy-rstV~q:spdifspdif-txV xq[pcfg-output-high§q~pcfg-pull-up-drv-12mao˜ q}act8846pmic-intVzpmic-sleepVypmic-vselVyqDusb_hosthost-vbus-drvVxq�chosen³serial2:115200n8memory@0 memory€external-gmac-clock fixed-clockÔ±sY@ Áext_gmacq8leds gpio-ledsled-0 ¿Åmiqi:green:userËtimerregulator-flashregulator-fixed cvcc_flashrw@Šw@ùqregulator-usb-hostregulator-fixedá Ñ€¤default²� cvcc_hostrLK@ŠLK@¢ùCregulator-sdmmcregulator-fixed Ñ ¤default²‚cvcc_sdr2Z Š2Z ô† ùqregulator-vsysregulator-fixedcvcc_sysrLK@ŠLK@¢¶qCsoundsimple-audio-card i2s HDMI 5simple-audio-card,codec Oƒsimple-audio-card,cpu O„ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathgpioslabellinux,default-triggerenable-active-highstartup-delay-ussimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssound-dai