Ð þí¤å8›l( y›4'firefly,firefly-rk3288rockchip,rk3288&7Firefly-RK3288aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf rcpu@501 cpuarm,cortex-a12"6ELrrcpu@502 cpuarm,cortex-a12"6ELrrcpu@503 cpuarm,cortex-a12"6ELrropp-table-0operating-points-v2zropp-126000000…‚›€Œ » šœ@opp-216000000… ßæŒ » opp-312000000…˜¾Œ » opp-408000000…Q–Œ » opp-600000000…#ÃFŒ » opp-696000000…)|Œ~ðopp-816000000…0£,ŒB@opp-1008000000…<ÜŒ�opp-1200000000…G†ŒŒÈàopp-1416000000…TfrŒO€opp-1512000000…ZJŒÖ opp-1608000000…_Ø"Œ™preserved-memory«dma-unusable@fe000000þoscillator fixed-clock²n6Âxin24mÕr timerarm,armv7-timerâ0Ò   ²n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem) mmc@ff0c0000rockchip,rk3288-dw-mshc/ðÑ€ EÈDrvbiuciuciu-driveciu-sample= Ò ÿ @€HresetTokay[ewˆÈš¥default³ ½Émmc@ff0d0000rockchip,rk3288-dw-mshc/ðÑ€ EÉEswbiuciuciu-driveciu-sample= Ò!ÿ @�HresetTokay[šÖ¥default ³½Émmc@ff0e0000rockchip,rk3288-dw-mshc/ðÑ€ EÊFtxbiuciuciu-driveciu-sample= Ò"ÿ@‚Hreset Tdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc/ðÑ€ EËGuybiuciuciu-driveciu-sample= Ò#ÿ@ƒHresetTokay[ešÖ¥default³½Ésaradc@ff100000rockchip,saradcÿ Ò$äEI[saradcapb_pclkW Hsaradc-apbTokayör‰spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclk  txrx Ò,¥default³ !"#ÿTokayspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclk txrx Ò-¥default³$%&'ÿ Tdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclktxrx Ò.¥default³()*+ÿ Tdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM¥default³,Tokayi2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO¥default³- Tdisabledi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP¥default³.Tokayi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ¥default³/Tokayr{serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7EMUbaudclkapb_pclktxrx¥default ³012Tokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8ENVbaudclkapb_pclktxrx¥default³3Tokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9EOWbaudclkapb_pclk¥default³4Tokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:EPXbaudclkapb_pclktxrx¥default³5Tokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;EQYbaudclkapb_pclk  txrx¥default³6 Tdisableddma-controller@ff250000arm,pl330arm,primecellÿ%@Ò(3NE apb_pclkrthermal-zonesreserve-thermaleè{ˆ‰7cpu-thermaled{ˆ‰7tripscpu_alert0™p¥Ðpassiver8cpu_alert1™$ø¥Ðpassiver9cpu_crit™_�¥Ð criticalcooling-mapsmap0°80µÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1°90µÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermaled{ˆ‰7tripsgpu_alert0™p¥Ðpassiver:gpu_crit™_�¥Ð criticalcooling-mapsmap0°: µ;ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Htsadc-apb¥initdefaultsleep³<Ä=Î<Øî>ûsTokay)r7ethernet@ff290000rockchip,rk3288-gmacÿ)ÒDmacirqeth_wake_irqî>8E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB HstmmacethTokayT—d?{input¥default³@ABCˆD“rgmiiœ ²'B@ ÇE×0àusb@ff500000 generic-ehciÿP ÒEÂéFîusb Tdisabledusb@ff520000 generic-ohciÿR Ò)EÂéFîusb Tdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotgøhostéG îusb2-phyTokay¥default³Husb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotgøotg)8€€@@ éI îusb2-phyTokayusb@ff5c0000 generic-ehciÿ\ ÒEÄ Tdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@Ò(3NEÁ apb_pclk Tdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL¥default³JTokay²€syr827@40silergy,syr827G@dvdd_cpus øP‹™p£·É,å@úr syr828@41silergy,syr828GAdvdd_gpus øP‹™p£úr�rtc@51haoyu,hym8563QÕÂxin32k&KÒ¥default³Lact8846@5aactive-semi,act8846Z¥default³MN(3>IUaOregulatorsREG1dvcc_ddrsO€‹O€£REG2dvcc_ios2Z ‹2Z £rREG3dvdd_logsÈà‹Èà£REG4dvcc_20s„€‹„€£rOREG5 dvccio_sds2Z ‹2Z £rREG6 dvdd10_lcdsB@‹B@£REG7dvcca_18sw@‹w@REG8dvcca_33s2Z ‹2Z rcREG9dvcc_lans2Z ‹2Z rDREG10dvdd_10sB@‹B@£REG11dvcc_18sw@‹w@£rREG12 dvcc18_lcdsw@‹w@£i2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN¥default³PTokaypwm@ff680000rockchip,rk3288-pwmÿhm¥default³QE_ Tdisabledpwm@ff680010rockchip,rk3288-pwmÿhm¥default³RE_Tokaypwm@ff680020rockchip,rk3288-pwmÿh m¥default³SE_ Tdisabledpwm@ff680030rockchip,rk3288-pwmÿh0m¥default³TE_ Tdisabledsram@ff700000 mmio-sramÿp€«ÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsrpower-controller!rockchip,rk3288-power-controllerxrhpower-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ŒUVWXYZ[\]xpower-domain@11 EÏopŒ^_xpower-domain@12 EÐÜŒ`xpower-domain@13 EÀŒabxreboot-modesyscon-reboot-mode“”šRBæRBôRBà ÄRBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24mî>ÕÐHTÑÝjÒÞk$Ý#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀrsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwr>edp-phyrockchip,rk3288-dp-phyEh24mò Tdisabledrxio-domains"rockchip,rk3288-io-voltage-domainTokayýc d-D;IYesusbphyrockchip,rk3288-usb-phyTokayusb-phy@320ò E]phyclkÕ… Hphy-resetrIusb-phy@334ò4E^phyclkÕˆ Hphy-resetrFusb-phy@348òHE_phyclkÕ‹ Hphy-resetrGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒOTokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹ETÐ mclkhclketx Ò6¥default³fî> Tdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰ Ò5ERÎi2s_clki2s_hclkeetxrx¥default³g�« Tdisabledcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Hcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkifaceÅ Tdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkifaceÅÒ Tdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclkíh ilm Hcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vopíh def HaxiahbdclkûiTokayportr endpoint@0jr|endpoint@1kryendpoint@2lrsendpoint@3mrviommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkifaceíh ÅTokayrivop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vopíh °±² HaxiahbdclkûnTokayportr endpoint@0or}endpoint@1przendpoint@2qrtendpoint@3rrwiommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkifaceíh ÅTokayrndsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclkíh î> Tdisabledportsport@0endpoint@0srlendpoint@1trqport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds¥lcdc³uíh î> Tdisabledportsport@0endpoint@0vrmendpoint@1wrrport@1dp@ff970000rockchip,rk3288-dpÿ—@ ÒbThd Eicdppclkéxîdpíh oHdpî> Tdisabledportsport@0endpoint@0yrkendpoint@1zrpport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜ ÒgEhmniahbisfrcecíh î>Tokay{portsport@0endpoint@0|rjendpoint@1}roport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   DvepuvdpuEÐÜ aclkhclkû~íh iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkifaceÅíh r~video-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore TÏÛopÝׄõáá£á£ûíh iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkifaceÅíh rgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò DjobmmugpuEÀ"€6íh Tokay�r;opp-table-1operating-points-v2r€opp-100000000…õáŒ~ðopp-200000000… ëÂŒ~ðopp-300000000…ᣌB@opp-400000000…ׄŒÈàopp-600000000…#ÃFŒÐqos@ffaa0000rockchip,rk3288-qossysconÿª raqos@ffaa0080rockchip,rk3288-qossysconÿª€ rbqos@ffad0000rockchip,rk3288-qossysconÿ­ rVqos@ffad0100rockchip,rk3288-qossysconÿ­ rWqos@ffad0180rockchip,rk3288-qossysconÿ­€ rXqos@ffad0400rockchip,rk3288-qossysconÿ­ rYqos@ffad0480rockchip,rk3288-qossysconÿ­€ rZqos@ffad0500rockchip,rk3288-qossysconÿ­ rUqos@ffad0800rockchip,rk3288-qossysconÿ­ r[qos@ffad0880rockchip,rk3288-qossysconÿ­€ r\qos@ffad0900rockchip,rk3288-qossysconÿ­ r]qos@ffae0000rockchip,rk3288-qossysconÿ® r`qos@ffaf0000rockchip,rk3288-qossysconÿ¯ r^qos@ffaf0080rockchip,rk3288-qossysconÿ¯€ r_dma-controller@ffb20000arm,pl330arm,primecellÿ²@Ò(3NEÁ apb_pclkreefuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400*?@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò rpinctrlrockchip,rk3288-pinctrlî>þ«gpio@ff750000rockchip,gpio-bankÿu ÒQE@P`*?rŒgpio@ff780000rockchip,gpio-bankÿx ÒREAP`*?gpio@ff790000rockchip,gpio-bankÿy ÒSEBP`*?gpio@ff7a0000rockchip,gpio-bankÿz ÒTECP`*?gpio@ff7b0000rockchip,gpio-bankÿ{ ÒUEDP`*?rEgpio@ff7c0000rockchip,gpio-bankÿ| ÒVEEP`*?gpio@ff7d0000rockchip,gpio-bankÿ} ÒWEFP`*?gpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEGP`*?rKgpio@ff7f0000rockchip,gpio-bankÿ ÒYEHP`*?rŽhdmihdmi-cec-c0l‚hdmi-cec-c7l‚hdmi-ddc l‚‚hdmi-ddc-unwedge lƒ‚pcfg-output-lowzrƒpcfg-pull-up…r„pcfg-pull-down’r…pcfg-pull-none¡r‚pcfg-pull-none-12ma¡® r†suspendglobal-pwroffl‚ddrio-pwroffl‚ddr0-retentionl„ddr1-retentionl„edpedp-hpdl …i2c0i2c0-xfer l‚‚rJi2c1i2c1-xfer l‚‚r,i2c2i2c2-xfer l ‚ ‚rPi2c3i2c3-xfer l‚‚r-i2c4i2c4-xfer l‚‚r.i2c5i2c5-xfer l‚‚r/i2s0i2s0-bus`l‚‚‚‚‚‚rglcdclcdc-ctl@l‚‚‚‚rusdmmcsdmmc-clkl†r sdmmc-cmdl‡rsdmmc-cdl„rsdmmc-bus1l„sdmmc-bus4@l‡‡‡‡rsdmmc-pwrl ‚r‘sdio0sdio0-bus1l„sdio0-bus4@l„„„„rsdio0-cmdl„rsdio0-clkl‚rsdio0-cdl„sdio0-wpl„sdio0-pwrl„sdio0-bkpwrl„sdio0-intl„sdio1sdio1-bus1l„sdio1-bus4@l„„„„sdio1-cdl„sdio1-wpl„sdio1-bkpwrl„sdio1-intl„sdio1-cmdl„sdio1-clkl‚sdio1-pwrl „emmcemmc-clkl‚remmc-cmdl„remmc-pwrl „remmc-bus1l„emmc-bus4@l„„„„emmc-bus8€l„„„„„„„„rspi0spi0-clkl „rspi0-cs0l „r spi0-txl„r!spi0-rxl„r"spi0-cs1l„r#spi1spi1-clkl „r$spi1-cs0l „r'spi1-rxl„r&spi1-txl„r%spi2spi2-cs1l„spi2-clkl„r(spi2-cs0l„r+spi2-rxl„r*spi2-txl „r)uart0uart0-xfer l„‚r0uart0-ctsl„r1uart0-rtsl‚r2uart1uart1-xfer l„ ‚r3uart1-ctsl „uart1-rtsl ‚uart2uart2-xfer l„‚r4uart3uart3-xfer l„‚r5uart3-ctsl „uart3-rtsl ‚uart4uart4-xfer l„‚r6uart4-ctsl „uart4-rtsl ‚tsadcotp-pinl ‚r<otp-outl ‚r=pwm0pwm0-pinl‚rQpwm1pwm1-pinl‚rRpwm2pwm2-pinl‚rSpwm3pwm3-pinl‚rTgmacrgmii-pinsðl‚‚‚‚††††‚‚‚ ††‚‚r@rmii-pins l‚‚‚‚‚‚‚‚‚‚phy-intl „rCphy-pmebl„rBphy-rstlˆrAspdifspdif-txl ‚rfpcfg-output-high½rˆpcfg-pull-up-drv-12ma…® r‡act8846pwr-holdlˆrNpmic-vsellƒrMdvpdvp-pwrl ‚r•hym8563rtc-intl„rLkeyspwr-keyl„r�ledspower-led-pinl‚r�work-led-pinl‚r�usb_hosthost-vbus-drvl‚r’usbhub-rstlˆrHusb_otgotg-vbus-drvl ‚r”irir-intl„r‹memory@0 memory€adc-keys adc-keysɉÕbuttonsæw@button-recovery Recovery h regulator-dovdd-1v8regulator-fixed ddovdd_1v8sw@‹w@úŠrdexternal-gmac-clock fixed-clockÕ²sY@ Âext_gmacr?ir-receivergpio-ir-receiver¥default³‹ +Kgpio-keys gpio-keyskey-power 1 +Œ GPIO Power t¥default³�leds gpio-ledsled-0 +Ž firefly:blue:user ?rc-feedback¥default³�led-1 +Ž firefly:green:power ?default-on¥default³�regulator-vsysregulator-fixeddvcc_syssLK@‹LK@£·rregulator-sdmmcregulator-fixed ÒK ¥default³‘dvcc_sds2Z ‹2Z  U† úrregulator-flashregulator-fixed dvcc_flashsw@‹w@úrregulator-usbregulator-fixeddvcc_5vsLK@‹LK@£·úr“regulator-usb-hostregulator-fixed f ÒŒ¥default³’ dvcc_host_5vsLK@‹LK@£ú“regulator-usb-otgregulator-fixed f ÒŒ ¥default³” dvcc_otg_5vsLK@‹LK@£ú“regulator-vcc28-dvpregulator-fixed f ÒŒ ¥default³• dvcc28_dvps*¹€‹*¹€£úrŠ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltgpioswakeup-sourcelinux,default-triggerstartup-delay-usenable-active-high