Ð þíª¿8 |( C D.firefly,firefly-rk3288-reloadrockchip,rk3288&7Firefly-RK3288-reloadaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf rcpu@501 cpuarm,cortex-a12"6ELrrcpu@502 cpuarm,cortex-a12"6ELrrcpu@503 cpuarm,cortex-a12"6ELrropp-table-0operating-points-v2zropp-126000000…‚›€Œ » šœ@opp-216000000… ßæŒ » opp-312000000…˜¾Œ » opp-408000000…Q–Œ » opp-600000000…#ÃFŒ » opp-696000000…)|Œ~ðopp-816000000…0£,ŒB@opp-1008000000…<ÜŒ�opp-1200000000…G†ŒŒÈàopp-1416000000…TfrŒO€opp-1512000000…ZJŒÖ opp-1608000000…_Ø"Œ™preserved-memory«dma-unusable@fe000000þoscillator fixed-clock²n6Âxin24mÕr timerarm,armv7-timerâ0Ò   ²n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem) mmc@ff0c0000rockchip,rk3288-dw-mshc/ðÑ€ EÈDrvbiuciuciu-driveciu-sample= Ò ÿ @€HresetTokay[ewˆÈš¥default³ ½Émmc@ff0d0000rockchip,rk3288-dw-mshc/ðÑ€ EÉEswbiuciuciu-driveciu-sample= Ò!ÿ @�HresetTokay[wÖãî¥default³ü #½Émmc@ff0e0000rockchip,rk3288-dw-mshc/ðÑ€ EÊFtxbiuciuciu-driveciu-sample= Ò"ÿ@‚Hreset Tdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc/ðÑ€ EËGuybiuciuciu-driveciu-sample= Ò#ÿ@ƒHresetTokay[eš0=î¥default³½Ésaradc@ff100000rockchip,saradcÿ Ò$LEI[saradcapb_pclkW Hsaradc-apbTokay^r‹spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclkj otxrx Ò,¥default³!"#$ÿ Tdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclkj otxrx Ò-¥default³%&'(ÿ Tdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclkj  otxrx Ò.¥default³)*+,ÿ Tdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM¥default³- Tdisabledi2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO¥default³. Tdisabledi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP¥default³/ Tdisabledi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ¥default³0Tokayr}serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7yƒEMUbaudclkapb_pclkj  otxrx¥default ³123Tokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8yƒENVbaudclkapb_pclkj  otxrx¥default³4Tokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9yƒEOWbaudclkapb_pclk¥default³5Tokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:yƒEPXbaudclkapb_pclkj  otxrx¥default³6Tokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;yƒEQYbaudclkapb_pclkj otxrx¥default³7 Tdisableddma-controller@ff250000arm,pl330arm,primecellÿ%@Ò�›¶E apb_pclkr thermal-zonesreserve-thermalÍèãˆñ8cpu-thermalÍdãˆñ8tripscpu_alert0p Ðpassiver9cpu_alert1$ø Ðpassiver:cpu_crit_� Ð criticalcooling-mapsmap090ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1:0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalÍdãˆñ8tripsgpu_alert0p Ðpassiver;gpu_crit_� Ð criticalcooling-mapsmap0; <ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Htsadc-apb¥initdefaultsleep³=,>6=@V?csTokayz‘r8ethernet@ff290000rockchip,rk3288-gmacÿ)Ò¬macirqeth_wake_irqV?8E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB HstmmacethTokay¼—Ì@ãinput¥default³ABCDðEûrgmii 'B@ /F?0Husb@ff500000 generic-ehciÿP ÒEÂQGVusb Tdisabledusb@ff520000 generic-ohciÿR Ò)EÂQGVusb Tdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotg`hostQH Vusb2-phyhTokay¥default³Iusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotg`otg‘ €€@@ QJ Vusb2-phyTokayusb@ff5c0000 generic-ehciÿ\ ÒEÄ Tdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@Ò�›¶EÁ apb_pclk Tdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL¥default³KTokay²€syr827@40silergy,syr827¯@Ìvdd_cpuÛ øPó™p 1,M@bLr syr828@41silergy,syr828¯AÌvdd_gpuÛ øPó™p bLact8846@5aactive-semi,act8846Z¥default³MNm…L�L›L¦L±L½LÉOregulatorsREG1Ìvcc_ddrÛO€óO€ REG2Ìvcc_ioÛ2Z ó2Z  rREG3Ìvdd_logÛÈàóÈà REG4Ìvcc_20Û„€ó„€ rOREG5 Ìvccio_sdÛ2Z ó2Z rREG6 Ìvdd10_lcdÛB@óB@ REG7Ìvcca_18Ûw@ów@ REG8Ìvcca_33Û2Z ó2Z  rSREG9 Ìvcca_lanÛ2Z ó2Z rEREG10Ìvdd_10ÛB@óB@ REG11Ìvcc_18Ûw@ów@rREG12 Ìvcc18_lcdÛw@ów@ hym8563@51haoyu,hym8563QÕ²€Âxin32k&PÒ¥default³Qr‘i2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN¥default³RTokayes8328@10everest,es8328ÕSáSíSùSEÎRi2s_hclki2s_clkpwm@ff680000rockchip,rk3288-pwmÿh¥default³TE_ Tdisabledpwm@ff680010rockchip,rk3288-pwmÿh¥default³UE_ Tdisabledpwm@ff680020rockchip,rk3288-pwmÿh ¥default³VE_ Tdisabledpwm@ff680030rockchip,rk3288-pwmÿh0¥default³WE_ Tdisabledsram@ff700000 mmio-sramÿp€«ÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsrpower-controller!rockchip,rk3288-power-controllerrjpower-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$%XYZ[\]^_`power-domain@11 EÏop%abpower-domain@12 EÐÜ%cpower-domain@13 EÀ%dereboot-modesyscon-reboot-mode,”3RBÃ?RBÃMRBà ]RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24mV?ÕiH¼ÑÝjÒÞk$v#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀrsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwr?edp-phyrockchip,rk3288-dp-phyEh24m‹ Tdisabledrzio-domains"rockchip,rk3288-io-voltage-domainTokay–£­f¸ÆEÔâòþ usbphyrockchip,rk3288-usb-phyTokayusb-phy@320‹ E]phyclkÕ… Hphy-resetrJusb-phy@334‹4E^phyclkÕˆ Hphy-resetrGusb-phy@348‹HE_phyclkÕ‹ Hphy-resetrHwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒOTokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹ETÐ mclkhclkjgotx Ò6¥default³hV?Tokayr“i2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰ Ò5ERÎi2s_clki2s_hclkjggotxrx¥default³i)DTokaycrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Hcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkiface^ Tdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkiface^k Tdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclk†j ilm Hcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vop†j def Haxiahbdclk”kTokayportr endpoint@0›lrendpoint@1›mr{endpoint@2›nruendpoint@3›orxiommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkiface†j ^Tokayrkvop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vop†j °±² Haxiahbdclk”pTokayportr endpoint@0›qr€endpoint@1›rr|endpoint@2›srvendpoint@3›tryiommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkiface†j ^Tokayrpdsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclk†j V? Tdisabledportsport@0endpoint@0›urnendpoint@1›vrsport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds¥lcdc³w†j V? Tdisabledportsport@0endpoint@0›xroendpoint@1›yrtport@1dp@ff970000rockchip,rk3288-dpÿ—@ Òb¼hÌ EicdppclkQzVdp†j oHdpV? Tdisabledportsport@0endpoint@0›{rmendpoint@1›|rrport@1hdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜ƒ ÒgEhmniahbisfrcec†j V?Tokay«}¥default³~portsport@0endpoint@0›rlendpoint@1›€rqport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   ¬vepuvdpuEÐÜ aclkhclk”�†j iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkiface^†j r�video-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore ¼ÏÛopvׄõáá£á£”‚†j iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkiface^†j r‚gpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò ¬jobmmugpuEÀ"ƒ6†j  Tdisabledr<opp-table-1operating-points-v2rƒopp-100000000…õáŒ~ðopp-200000000… ëÂŒ~ðopp-300000000…ᣌB@opp-400000000…ׄŒÈàopp-600000000…#ÃFŒÐqos@ffaa0000rockchip,rk3288-qossysconÿª rdqos@ffaa0080rockchip,rk3288-qossysconÿª€ reqos@ffad0000rockchip,rk3288-qossysconÿ­ rYqos@ffad0100rockchip,rk3288-qossysconÿ­ rZqos@ffad0180rockchip,rk3288-qossysconÿ­€ r[qos@ffad0400rockchip,rk3288-qossysconÿ­ r\qos@ffad0480rockchip,rk3288-qossysconÿ­€ r]qos@ffad0500rockchip,rk3288-qossysconÿ­ rXqos@ffad0800rockchip,rk3288-qossysconÿ­ r^qos@ffad0880rockchip,rk3288-qossysconÿ­€ r_qos@ffad0900rockchip,rk3288-qossysconÿ­ r`qos@ffae0000rockchip,rk3288-qossysconÿ® rcqos@ffaf0000rockchip,rk3288-qossysconÿ¯ raqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ rbdma-controller@ffb20000arm,pl330arm,primecellÿ²@Ò�›¶EÁ apb_pclkrgefuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400·Ì@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò rpinctrlrockchip,rk3288-pinctrlV?þ«gpio@ff750000rockchip,gpio-bankÿu ÒQE@Ýí·ÌrŒgpio@ff780000rockchip,gpio-bankÿx ÒREAÝí·Ìgpio@ff790000rockchip,gpio-bankÿy ÒSEBÝí·Ìgpio@ff7a0000rockchip,gpio-bankÿz ÒTECÝí·Ìgpio@ff7b0000rockchip,gpio-bankÿ{ ÒUEDÝí·ÌrFgpio@ff7c0000rockchip,gpio-bankÿ| ÒVEEÝí·Ìgpio@ff7d0000rockchip,gpio-bankÿ} ÒWEFÝí·Ìgpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEGÝí·ÌrPgpio@ff7f0000rockchip,gpio-bankÿ ÒYEHÝí·ÌrŽhdmihdmi-cec-c0ù„r~hdmi-cec-c7ù„hdmi-ddc ù„„hdmi-ddc-unwedge ù…„pcfg-output-low r…pcfg-pull-up r†pcfg-pull-down r‡pcfg-pull-none .r„pcfg-pull-none-12ma . ; rˆsuspendglobal-pwroffù„ddrio-pwroffù„ddr0-retentionù†ddr1-retentionù†edpedp-hpdù ‡i2c0i2c0-xfer ù„„rKi2c1i2c1-xfer ù„„r-i2c2i2c2-xfer ù „ „rRi2c3i2c3-xfer ù„„r.i2c4i2c4-xfer ù„„r/i2c5i2c5-xfer ù„„r0i2s0i2s0-bus`ù„„„„„„rilcdclcdc-ctl@ù„„„„rwsdmmcsdmmc-clkùˆr sdmmc-cmdù‰rsdmmc-cdù†rsdmmc-bus1ù†sdmmc-bus4@ù‰‰‰‰rsdmmc-pwrù „r–sdio0sdio0-bus1ù†sdio0-bus4@ù††††rsdio0-cmdù†rsdio0-clkù„rsdio0-cdù†sdio0-wpù†sdio0-pwrù†sdio0-bkpwrù†sdio0-intù†rsdio1sdio1-bus1ù†sdio1-bus4@ù††††sdio1-cdù†sdio1-wpù†sdio1-bkpwrù†sdio1-intù†sdio1-cmdù†sdio1-clkù„sdio1-pwrù †emmcemmc-clkù„remmc-cmdù†remmc-pwrù †remmc-bus1ù†emmc-bus4@ù††††emmc-bus8€ù††††††††rspi0spi0-clkù †r!spi0-cs0ù †r$spi0-txù†r"spi0-rxù†r#spi0-cs1ù†spi1spi1-clkù †r%spi1-cs0ù †r(spi1-rxù†r'spi1-txù†r&spi2spi2-cs1ù†spi2-clkù†r)spi2-cs0ù†r,spi2-rxù†r+spi2-txù †r*uart0uart0-xfer ù†„r1uart0-ctsù†r2uart0-rtsù„r3uart1uart1-xfer ù† „r4uart1-ctsù †uart1-rtsù „uart2uart2-xfer ù†„r5uart3uart3-xfer ù†„r6uart3-ctsù †uart3-rtsù „uart4uart4-xfer ù†„r7uart4-ctsù †uart4-rtsù „tsadcotp-pinù „r=otp-outù „r>pwm0pwm0-pinù„rTpwm1pwm1-pinù„rUpwm2pwm2-pinù„rVpwm3pwm3-pinù„rWgmacrgmii-pinsðù„„„„ˆˆˆˆ„„„ ˆˆ„„rArmii-pins ù„„„„„„„„„„phy-intù †rDphy-pmebù†rCphy-rstùŠrBspdifspdif-txù „rhpcfg-output-high JrŠpcfg-pull-up-drv-12ma  ; r‰act8846pwr-holdùŠrNpmic-vselù…rMirir-intù†dvpdvp-pwrù „r˜cif-pwrù „r™hym8563rtc-intù†rQkeyspwr-keyù†r�ledspower-led-pinù„r�work-led-pinù„r�sdiowifi-enableù„r’usb_hosthost-vbus-drvù„r•usbhub-rstùŠrIusb_otgotg-vbus-drvù „r—memory@0 memory€external-gmac-clock fixed-clockÕ²sY@ Âext_gmacr@regulator-flashregulator-fixed Ìvcc_flashÛw@ów@bradc-keys adc-keys V‹ bbuttons sw@button-recovery �Recovery “h žgpio-keys gpio-keyskey-power ¸ ÆŒ �GPIO Power “t¥default³�ir-receivergpio-ir-receiver ÆPleds gpio-ledsled-0 ÆŽ �firefly:blue:power¥default³� Ìled-1 ÆŽ �firefly:blue:user Ürc-feedback¥default³�sdio-pwrseqmmc-pwrseq-simpleE‘ ext_clock¥default³’ òFrsoundsimple-audio-card þSPDIFsimple-audio-card,dai-link@1cpu “codec ”spdif-outlinux,spdif-ditr”regulator-usb-hostregulator-fixed  :Œ¥default³• Ìvcc_host_5vÛLK@óLK@ bLregulator-vsysregulator-fixedÌvcc_5vÛLK@óLK@ rLregulator-sdmmcregulator-fixed :P ¥default³–Ìvcc_sdÛ2Z ó2Z  2† brregulator-usb-otgregulator-fixed  :Œ ¥default³— Ìvcc_otg_5vÛLK@óLK@ bLregulator-dovdd-1v8regulator-fixed  :Œ ¥default³˜ Ìdovdd_1v8Ûw@ów@brfregulator-vcc28-dvpregulator-fixed  :Œ ¥default³˜ Ìvcc28_dvpÛ*¹€ó*¹€bregulator-af-28regulator-fixed  :Œ ¥default³˜Ìaf_28Û*¹€ó*¹€bregulator-dvdd-1v2regulator-fixed  :P ¥default³™ Ìdvdd_1v2ÛO€óO€bregulator-wifiregulator-fixedÌvbat_wlÛ2Z ó2Z br #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplycap-sdio-irqmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-ddr50mmc-ddr-1_8vmmc-hs200-1_8v#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supplyDVDD-supplyAVDD-supplyPVDD-supplyHPVDD-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltwakeup-sourcegpiospanic-indicatorlinux,default-triggerreset-gpiossimple-audio-card,namesound-daienable-active-highstartup-delay-us