Ð þí¦Ë8�$( §œì*rockchip,rk3288-evb-rk808rockchip,rk3288&7Rockchip RK3288 EVB RK808aliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000‚/i2c@ff140000‡/i2c@ff660000Œ/i2c@ff150000‘/i2c@ff160000–/i2c@ff170000›/serial@ff180000£/serial@ff190000«/serial@ff690000³/serial@ff1b0000»/serial@ff1c0000Ã/spi@ff110000È/spi@ff120000Í/spi@ff130000arm-pmuarm,cortex-a12-pmu0Ò—˜™šÝcpusðrockchip,rk3066-smpþcpu@500 cpuarm,cortex-a12"6ELrf rcpu@501 cpuarm,cortex-a12"6ELrrcpu@502 cpuarm,cortex-a12"6ELrrcpu@503 cpuarm,cortex-a12"6ELrropp-table-0operating-points-v2zropp-126000000…‚›€Œ » šœ@opp-216000000… ßæŒ » opp-312000000…˜¾Œ » opp-408000000…Q–Œ » opp-600000000…#ÃFŒ » opp-696000000…)|Œ~ðopp-816000000…0£,ŒB@opp-1008000000…<ÜŒ�opp-1200000000…G†ŒŒÈàopp-1416000000…TfrŒO€opp-1512000000…ZJŒÖ opp-1608000000…_Ø"Œ™preserved-memory«dma-unusable@fe000000þoscillator fixed-clock²n6Âxin24mÕr timerarm,armv7-timerâ0Ò   ²n6timer@ff810000rockchip,rk3288-timerÿ�  ÒH Ea  pclktimerdisplay-subsystemrockchip,display-subsystem) mmc@ff0c0000rockchip,rk3288-dw-mshc/ðÑ€ EÈDrvbiuciuciu-driveciu-sample= Ò ÿ @€HresetTokay[ewˆÈš¥default³ ½Émmc@ff0d0000rockchip,rk3288-dw-mshc/ðÑ€ EÉEswbiuciuciu-driveciu-sample= Ò!ÿ @�Hreset Tdisabledmmc@ff0e0000rockchip,rk3288-dw-mshc/ðÑ€ EÊFtxbiuciuciu-driveciu-sample= Ò"ÿ@‚Hreset Tdisabledmmc@ff0f0000rockchip,rk3288-dw-mshc/ðÑ€ EËGuybiuciuciu-driveciu-sample= Ò#ÿ@ƒHresetTokay[ešÖ¥default³saradc@ff100000rockchip,saradcÿ Ò$äEI[saradcapb_pclkW Hsaradc-apbTokayör|spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spiEARspiclkapb_pclk  txrx Ò,¥default³ÿ Tdisabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spiEBSspiclkapb_pclk txrx Ò-¥default³ ÿ Tdisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spiECTspiclkapb_pclktxrx Ò.¥default³!"#$ÿ Tdisabledi2c@ff140000rockchip,rk3288-i2cÿ Ò>i2cEM¥default³% Tdisabledi2c@ff150000rockchip,rk3288-i2cÿ Ò?i2cEO¥default³& Tdisabledi2c@ff160000rockchip,rk3288-i2cÿ Ò@i2cEP¥default³' Tdisabledi2c@ff170000rockchip,rk3288-i2cÿ ÒAi2cEQ¥default³(Tokayrnserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò7EMUbaudclkapb_pclktxrx¥default³)Tokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò8ENVbaudclkapb_pclktxrx¥default³*Tokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uartÿi Ò9EOWbaudclkapb_pclk¥default³+Tokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò:EPXbaudclkapb_pclktxrx¥default³,Tokayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uartÿ Ò;EQYbaudclkapb_pclk  txrx¥default³-Tokaydma-controller@ff250000arm,pl330arm,primecellÿ%@Ò(3NE apb_pclkrthermal-zonesreserve-thermaleè{ˆ‰.cpu-thermaled{ˆ‰.tripscpu_alert0™p¥Ðpassiver/cpu_alert1™$ø¥Ðpassiver0cpu_crit™_�¥Ð criticalcooling-mapsmap0°/0µÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1°00µÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermaled{ˆ‰.tripsgpu_alert0™p¥Ðpassiver1gpu_crit™_�¥Ð criticalcooling-mapsmap0°1 µ2ÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3288-tsadcÿ( Ò%EHZtsadcapb_pclkŸ Htsadc-apb¥initdefaultsleep³3Ä4Î3Øî5ûsTokay)r.ethernet@ff290000rockchip,rk3288-gmacÿ)ÒDmacirqeth_wake_irqî58E—fgc˜Ä]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB HstmmacethTokayT6_rgmiihinput u7… ›'B@°—À8¥default³9×0àusb@ff500000 generic-ehciÿP ÒEÂé:îusbTokayusb@ff520000 generic-ohciÿR Ò)EÂé:îusb Tdisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿT ÒEÃotgøhosté; îusb2-phyTokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2ÿX ÒEÁotgøotg)8€€@@ é< îusb2-phy Tdisabledusb@ff5c0000 generic-ehciÿ\ ÒEÄ Tdisableddma-controller@ff600000arm,pl330arm,primecellÿ`@Ò(3NEÁ apb_pclk Tdisabledi2c@ff650000rockchip,rk3288-i2cÿe Ò<i2cEL¥default³=Tokay²€pmic@1brockchip,rk808&>Ò¥default³?@GhÕÂxin32krk808-clkout2vA‚AŽAšA¦A²A¾ÊBÖBãAðBýCregulatorsDCDC_REG1 0 q°H™p`vdd_armr regulator-state-memoDCDC_REG2 0 øPHÐ`vdd_gpurtregulator-state-memˆ B@DCDC_REG3 `vcc_ddrregulator-state-memˆDCDC_REG4 02Z H2Z `vcc_iorBregulator-state-memˆ 2Z LDO_REG1 02Z H2Z  `vccio_pmurCregulator-state-memˆ 2Z LDO_REG2 02Z H2Z `vcc_tpregulator-state-memoLDO_REG3 0B@HB@`vdd_10regulator-state-memˆ B@LDO_REG4 0w@Hw@ `vcc18_lcdregulator-state-memˆ w@LDO_REG5 0w@H2Z  `vccio_sdrregulator-state-memˆ 2Z LDO_REG6 0B@HB@ `vdd10_lcdregulator-state-memˆ B@LDO_REG7 0w@Hw@`vcc_18rregulator-state-memˆ w@LDO_REG8 02Z H2Z  `vcca_codecregulator-state-memˆ 2Z SWITCH_REG1 `vcc_wlregulator-state-memˆSWITCH_REG2 `vcc_lcdr‚regulator-state-memˆi2c@ff660000rockchip,rk3288-i2cÿf Ò=i2cEN¥default³D Tdisabledpwm@ff680000rockchip,rk3288-pwmÿh¼¥default³EE_Tokayrpwm@ff680010rockchip,rk3288-pwmÿh¼¥default³FE_ Tdisabledpwm@ff680020rockchip,rk3288-pwmÿh ¼¥default³GE_ Tdisabledpwm@ff680030rockchip,rk3288-pwmÿh0¼¥default³HE_ Tdisabledsram@ff700000 mmio-sramÿp€«ÿp€smp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramÿrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdÿsrpower-controller!rockchip,rk3288-power-controllerÇrZpower-domain@9 ÈEÊÍÈÌÅÆ¾¿ÔÕÖÙÑÒchgfdehilkj$ÛIJKLMNOPQÇpower-domain@11 EÏopÛRSÇpower-domain@12 EÐÜÛTÇpower-domain@13 EÀÛUVÇreboot-modesyscon-reboot-modeâ”éRBÃõRBÃRBà RBÃsyscon@ff740000rockchip,rk3288-sgrfsysconÿtclock-controller@ff760000rockchip,rk3288-cruÿvE xin24mî5ÕH°ÑÝjÒÞk$,#g¸€ׄÍeá£ðÑ€xhÀá£ðÑ€xhÀrsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdÿwr5edp-phyrockchip,rk3288-dp-phyEh24mATokayrjio-domains"rockchip,rk3288-io-voltage-domain Tdisabledusbphyrockchip,rk3288-usb-phyTokayusb-phy@320A E]phyclkÕ… Hphy-resetr<usb-phy@334A4E^phyclkÕˆ Hphy-resetr:usb-phy@348AHE_phyclkÕ‹ Hphy-resetr;watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdtÿ€Ep ÒOTokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifÿ‹LETÐ mclkhclkWtx Ò6¥default³Xî5 Tdisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2sÿ‰L Ò5ERÎi2s_clki2s_hclkWWtxrx¥default³Y]x Tdisabledcrypto@ff8a0000rockchip,rk3288-cryptoÿŠ@ Ò0 EÇÍ}Áaclkhclksclkapb_pclk® Hcrypto-rstiommu@ff900800rockchip,iommuÿ�@ ÒEÊÔ aclkiface’ Tdisablediommu@ff914000rockchip,iommu ÿ‘@ÿ‘P ÒEÍÕ aclkiface’Ÿ Tdisabledrga@ff920000rockchip,rk3288-rgaÿ’€ ÒEÈÖjaclkhclksclkºZ ilm Hcoreaxiahbvop@ff930000rockchip,rk3288-vop ÿ“œÿ“ ÒEžÑaclk_vopdclk_vophclk_vopºZ def HaxiahbdclkÈ[Tokayportr endpoint@0Ï\roendpoint@1Ï]rkendpoint@2Ï^reendpoint@3Ï_rhiommu@ff930300rockchip,iommuÿ“ ÒEÅÑ aclkifaceºZ ’Tokayr[vop@ff940000rockchip,rk3288-vop ÿ”œÿ” ÒEÆ¿Òaclk_vopdclk_vophclk_vopºZ °±² HaxiahbdclkÈ`Tokayportr endpoint@0Ïarpendpoint@1Ïbrlendpoint@2Ïcrfendpoint@3Ïdriiommu@ff940300rockchip,iommuÿ” ÒEÆÒ aclkifaceºZ ’Tokayr`dsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsiÿ–@ ÒE~d refpclkºZ î5 Tdisabledportsport@0endpoint@0Ïer^endpoint@1Ïfrcport@1lvds@ff96c000rockchip,rk3288-lvdsÿ–À@Eg pclk_lvds¥lcdc³gºZ î5 Tdisabledportsport@0endpoint@0Ïhr_endpoint@1Ïirdport@1dp@ff970000rockchip,rk3288-dpÿ—@ Òb°hÀ EicdppclkéjîdpºZ oHdpî5Tokayßportsport@0endpoint@0Ïkr]endpoint@1Ïlrbport@1endpoint@0Ïmrƒhdmi@ff980000rockchip,rk3288-dw-hdmiÿ˜ ÒgEhmniahbisfrcecºZ î5LTokayénportsport@0endpoint@0Ïor\endpoint@1Ïpraport@1video-codec@ff9a0000rockchip,rk3288-vpuÿšÒ   DvepuvdpuEÐÜ aclkhclkÈqºZ iommu@ff9a0800rockchip,iommuÿš Ò EÐÜ aclkiface’ºZ rqvideo-codec@ff9c0000rockchip,rk3288-vdecÿœ@ Ò  EÏÛopaxiahbcabaccore °ÏÛop,ׄõáá£á£ÈrºZ iommu@ff9c0440rockchip,iommu ÿœ@@ÿœ€@ ÒoEÏÛ aclkiface’ºZ rrgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760ÿ£$Ò DjobmmugpuEÀ"s6ºZ Tokayõtr2opp-table-1operating-points-v2rsopp-100000000…õáŒ~ðopp-200000000… ëÂŒ~ðopp-300000000…ᣌB@opp-400000000…ׄŒÈàopp-600000000…#ÃFŒÐqos@ffaa0000rockchip,rk3288-qossysconÿª rUqos@ffaa0080rockchip,rk3288-qossysconÿª€ rVqos@ffad0000rockchip,rk3288-qossysconÿ­ rJqos@ffad0100rockchip,rk3288-qossysconÿ­ rKqos@ffad0180rockchip,rk3288-qossysconÿ­€ rLqos@ffad0400rockchip,rk3288-qossysconÿ­ rMqos@ffad0480rockchip,rk3288-qossysconÿ­€ rNqos@ffad0500rockchip,rk3288-qossysconÿ­ rIqos@ffad0800rockchip,rk3288-qossysconÿ­ rOqos@ffad0880rockchip,rk3288-qossysconÿ­€ rPqos@ffad0900rockchip,rk3288-qossysconÿ­ rQqos@ffae0000rockchip,rk3288-qossysconÿ® rTqos@ffaf0000rockchip,rk3288-qossysconÿ¯ rRqos@ffaf0080rockchip,rk3288-qossysconÿ¯€ rSdma-controller@ffb20000arm,pl330arm,primecellÿ²@Ò(3NEÁ apb_pclkrWefuse@ffb40000rockchip,rk3288-efuseÿ´ Eq pclk_efusecpu-id@7cpu_leakage@17interrupt-controller@ffc01000 arm,gic-400@ÿÀÿÀ ÿÀ@ ÿÀ`  Ò rpinctrlrockchip,rk3288-pinctrlî5þ«gpio@ff750000rockchip,gpio-bankÿu ÒQE@'7r>gpio@ff780000rockchip,gpio-bankÿx ÒREA'7gpio@ff790000rockchip,gpio-bankÿy ÒSEB'7gpio@ff7a0000rockchip,gpio-bankÿz ÒTEC'7gpio@ff7b0000rockchip,gpio-bankÿ{ ÒUED'7r7gpio@ff7c0000rockchip,gpio-bankÿ| ÒVEE'7gpio@ff7d0000rockchip,gpio-bankÿ} ÒWEF'7gpio@ff7e0000rockchip,gpio-bankÿ~ ÒXEG'7r}gpio@ff7f0000rockchip,gpio-bankÿ ÒYEH'7hdmihdmi-cec-c0Cuhdmi-cec-c7Cuhdmi-ddc Cuuhdmi-ddc-unwedge Cvupcfg-output-lowQrvpcfg-pull-up\rwpcfg-pull-downirxpcfg-pull-nonexrupcfg-pull-none-12max… r{suspendglobal-pwroffCur@ddrio-pwroffCuddr0-retentionCwddr1-retentionCwedpedp-hpdC xi2c0i2c0-xfer Cuur=i2c1i2c1-xfer Cuur%i2c2i2c2-xfer C u urDi2c3i2c3-xfer Cuur&i2c4i2c4-xfer Cuur'i2c5i2c5-xfer Cuur(i2s0i2s0-bus`CuuuuuurYlcdclcdc-ctl@Cuuuurgsdmmcsdmmc-clkCyr sdmmc-cmdCzrsdmmc-cdCwrsdmmc-bus1Cwsdmmc-bus4@Czzzzrsdmmc-pwrC ur‡sdio0sdio0-bus1Cwsdio0-bus4@Cwwwwsdio0-cmdCwsdio0-clkCusdio0-cdCwsdio0-wpCwsdio0-pwrCwsdio0-bkpwrCwsdio0-intCwsdio1sdio1-bus1Cwsdio1-bus4@Cwwwwsdio1-cdCwsdio1-wpCwsdio1-bkpwrCwsdio1-intCwsdio1-cmdCwsdio1-clkCusdio1-pwrC wemmcemmc-clkCuremmc-cmdCwremmc-pwrC wremmc-bus1Cwemmc-bus4@Cwwwwemmc-bus8€Cwwwwwwwwrspi0spi0-clkC wrspi0-cs0C wrspi0-txCwrspi0-rxCwrspi0-cs1Cwspi1spi1-clkC wrspi1-cs0C wr spi1-rxCwrspi1-txCwrspi2spi2-cs1Cwspi2-clkCwr!spi2-cs0Cwr$spi2-rxCwr#spi2-txC wr"uart0uart0-xfer Cwur)uart0-ctsCwuart0-rtsCuuart1uart1-xfer Cw ur*uart1-ctsC wuart1-rtsC uuart2uart2-xfer Cwur+uart3uart3-xfer Cwur,uart3-ctsC wuart3-rtsC uuart4uart4-xfer Cwur-uart4-ctsC wuart4-rtsC utsadcotp-pinC ur3otp-outC ur4pwm0pwm0-pinCurEpwm1pwm1-pinCurFpwm2pwm2-pinCurGpwm3pwm3-pinCurHgmacrgmii-pinsðCuuuu{{{{uuu {{uur9rmii-pins Cuuuuuuuuuuspdifspdif-txC urXpcfg-pull-none-drv-8ma…rypcfg-pull-up-drv-8ma\…rzbacklightbl-enCur~buttonspwrbtnCwr„lcdlcd-csCur�pmicpmic-intCwr?usbhost-vbus-drvCur…eth_phyeth-phy-pwrCur†memory@0 memory€adc-keys adc-keys”| buttons±w@button-up ËVolume UpÑs܆ button-down ËVolume DownÑrÜ“àbutton-menuËMenuÑ‹Ü Äbutton-escËEscÑÜB@button-homeËHomeÑfÜÖ backlightpwm-backlightö  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ € !}¥default³~ .B@r€external-gmac-clock fixed-clock²sY@ Âext_gmacÕr8panellg,lp079qx1-sp0v 3€ !}³� =‚portsportendpointσrmgpio-keys gpio-keys J¥default³„key-power (>ÑtËGPIO Key Power Uh fdregulator-vcc-hostregulator-fixed x €>¥default³… `vcc_host regulator-vcc-phyregulator-fixed x €>¥default³†`vcc_phy02Z H2Z  r6regulator-vsysregulator-fixed`vcc_sys0LK@HLK@ rAregulator-sdmmcregulator-fixed €} ¥default³‡`vcc_sd02Z H2Z  ‹†  œBr #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointforce-hpdddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,input-typedebounce-intervalenable-active-highstartup-delay-usvin-supply