Ð þíf{8`@(;`,mecer,xms6rockchip,rk32297Mecer Xtreme Mini S6aliases=/pinctrl/gpio@11110000C/pinctrl/gpio@11120000I/pinctrl/gpio@11130000O/pinctrl/gpio@11140000U/serial@11010000]/serial@11020000e/serial@11030000m/spi@11090000r/mmc@30000000w/mmc@30010000|/mmc@30020000cpuscpu@f00�cpu,arm,cortex-a7�‘˜¬»ÂpsciÐÛcpu@f01�cpu,arm,cortex-a7�‘˜¬ÂpsciÐÛcpu@f02�cpu,arm,cortex-a7�‘˜¬ÂpsciÐÛcpu@f03�cpu,arm,cortex-a7�‘˜¬ÂpsciÐÛopp-table-0,operating-points-v2ãÛopp-408000000îQ–õ~ðœ@opp-600000000î#ÃFõà˜opp-816000000î0£,õB@opp-1008000000î<ÜõíØopp-1200000000îG†Œõtxopp-1296000000îM?dõ7Èopp-1392000000îRø<õûopp-1464000000îWBÞõ\Àarm-pmu,arm,cortex-a7-pmu0 LMNO+psci,arm,psci-1.0arm,psci-0.2Ésmctimer,arm,armv7-timer>0    bn6oscillator ,fixed-clockbn6rxin24m…Û+display-subsystem,rockchip,display-subsystem’ i2s1@100b0000(,rockchip,rk3228-i2srockchip,rk3066-i2s� @  ˜i2s_clki2s_hclk»Q»¤  ©txrx³defaultÁ  Ëdisabledi2s0@100c0000(,rockchip,rk3228-i2srockchip,rk3066-i2s� @  ˜i2s_clki2s_hclk»Pº¤ ©txrx Ëdisabledspdif@100d0000,rockchip,rk3228-spdif�   »S½ ˜mclkhclk¤ ©tx³defaultÁ  Ëdisabledi2s2@100e0000(,rockchip,rk3228-i2srockchip,rk3066-i2s�@  ˜i2s_clki2s_hclk»R¼¤ ©txrx Ëdisabledsyscon@11000000&,rockchip,rk3228-grfsysconsimple-mfd�Û,io-domains",rockchip,rk3228-io-voltage-domainËokayÒ àî power-controller!,rockchip,rk3228-power-controllerüÛ2power-domain@4�8»ÎˆÌÔÍÓ‡üpower-domain@5�»Ó¾Äüpower-domain@6�»ÊÐüpower-domain@7� »ËÑ…†üpower-domain@8�»Õüusb2phy@760,rockchip,rk3228-usb2phy�` »Ž˜phyclk rusb480m_phy0…ËokayÛHotg-port$ ;<=otg-bvalidotg-idlinestate'Ëokay2ÛGhost-port  > linestate'Ëokay2ÛIusb2phy@800,rockchip,rk3228-usb2phy� »�˜phyclk rusb480m_phy1…ËokayÛJotg-port  D linestate'Ëokay2ÛKhost-port  E linestate'Ëokay2ÛLserial@11010000,snps,dw-apb-uart�  7bn6»MU˜baudclkapb_pclk³default Á=G Ëdisabledserial@11020000,snps,dw-apb-uart�  8bn6»NV˜baudclkapb_pclk³defaultÁ=G Ëdisabledserial@11030000,snps,dw-apb-uart�  9bn6»OW˜baudclkapb_pclk³defaultÁ=GËokayefuse@11040000,rockchip,rk3228-efuse� »G ˜pclk_efuseid@7�cpu_leakage@17�i2c@11050000,rockchip,rk3228-i2c�  $˜i2c»L³defaultÁ Ëdisabledi2c@11060000,rockchip,rk3228-i2c�  %˜i2c»M³defaultÁ Ëdisabledi2c@11070000,rockchip,rk3228-i2c�  &˜i2c»N³defaultÁ  Ëdisabledi2c@11080000,rockchip,rk3228-i2c�  '˜i2c»O³defaultÁ! Ëdisabledspi@11090000,rockchip,rk3228-spi�   1»AR˜spiclkapb_pclk³defaultÁ"#$%& Ëdisabledwatchdog@110a0000 ,rockchip,rk3228-wdtsnps,dw-wdt�   (»b Ëdisabledpwm@110b0000,rockchip,rk3288-pwm� T»^³defaultÁ' Ëdisabledpwm@110b0010,rockchip,rk3288-pwm� T»^³defaultÁ(ËokayÛXpwm@110b0020,rockchip,rk3288-pwm� T»^³defaultÁ)ËokayÛYpwm@110b0030,rockchip,rk3288-pwm� 0T»^³defaultÁ* Ëdisabledtimer@110c0000,,rockchip,rk3228-timerrockchip,rk3288-timer�   + »a+ ˜pclktimerclock-controller@110e0000,rockchip,rk3228-cru�»+˜xin24m_,…lHyÒÞkÃÌb$‰#g¸€0£,ÍeðÑ€ðÑ€xhÀðÑ€ðÑ€xhÀÛdma-controller@110f0000,arm,pl330arm,primecell�@ ž©»Â ˜apb_pclkÛ thermal-zonescpu-thermalÀdÖˆä-tripscpu_alert0ôpЈpassiveÛ.cpu_alert1ô$øÐˆpassiveÛ/cpu_critô_�Ð ˆcriticalcooling-mapsmap0 .0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1 /0ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@11150000,rockchip,rk3228-tsadc�  :»HX˜tsadcapb_pclkyH‰€‘W tsadc-apb³initdefaultsleepÁ0+150?UsËokaylÛ-hdmi-phy@12030000,rockchip,rk3228-hdmi-phy�»m+¿˜sysclkrefoclkrefpclk… rhdmiphy_phy'ËokayÛ8gpu@20000000",rockchip,rk3228-maliarm,mali-400� H gpgpmmupp0ppmmu0pp1ppmmu1»ÕÕ ˜buscoreƒ2‘~Ëokay‘3video-codec@20020000(,rockchip,rk3228-vpurockchip,rk3399-vpu�    vepuvdpu»ÊÐ ˜aclkhclk�4ƒ2iommu@20020800,rockchip,iommu�   »ÊÐ ˜aclkifaceƒ2¤Û4video-codec@20030000*,rockchip,rk3228-vdecrockchip,rk3399-vdec� €   »ËÑ…†˜axiahbcabaccorey…†‰á£á£�5ƒ2iommu@20030480,rockchip,iommu� €@ À@  »ËÑ ˜aclkifaceƒ2¤Û5vop@20050000,rockchip,rk3228-vop� ü  »Ó¾Ä˜aclk_vopdclk_vophclk_vop‘def axiahbdclk�6ƒ2ËokayportÛ endpoint@0�±7Û<iommu@20053f00,rockchip,iommu� ?  »ÓÄ ˜aclkifaceƒ2¤ËokayÛ6rga@20060000(,rockchip,rk3228-rgarockchip,rk3288-rga�   !»ÍÓ‡˜aclkhclksclkƒ2‘kmn coreaxiahbiommu@20070800,rockchip,iommu�   »ÌÔ ˜aclkifaceƒ2¤Ëokayhdmi@200a0000,rockchip,rk3228-dw-hdmi� G  #y�Á8»l{‰˜iahbisfrcec³default Á9:;‘`hdmiØ8Ýhdmi_,Ëokayportsport@0�endpoint±<Û7port@1�mmc@300000000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshc�0@   »ÈDrv˜biuciuciu-driveciu-sampleç³default Á=>?Ëokayòmmc@300100000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshc�0@   »ÉEsw˜biuciuciu-driveciu-sampleç³default Á@ABËokay*7CBPmmc@300200000,rockchip,rk3228-dw-mshcrockchip,rk3288-dw-mshc�0@  b<4`]<4` »ËGuy˜biuciuciu-driveciu-samplekžç³default ÁDEF‘SresetËokayòBusb@300400002,rockchip,rk3228-usbrockchip,rk3066-usbsnps,dwc2�0  »Ú˜otg‰otg‘£²€€@ ØG Ýusb2-phyËokayusb@30080000 ,generic-ehci�0   »×HØIÝusbËokayusb@300a0000 ,generic-ohci�0    »×HØIÝusbËokayusb@300c0000 ,generic-ehci�0    »ØJØKÝusbËokayusb@300e0000 ,generic-ohci�0   »ØJØKÝusbËokayusb@30100000 ,generic-ehci�0  B »ÙJØLÝusbËokayusb@30120000 ,generic-ohci�0  C »ÙJØLÝusbËokayethernet@30200000,rockchip,rk3228-gmac�0   macirq8»~�‚€ÔoM˜stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‘8 stmmaceth_,Ëokayy|‰úð€ÁoutputÎMÙrmii2Nmdio,snps,dwmac-mdioethernet-phy@04,ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22�»ƒâ‘?ÛMqos@31030080,rockchip,rk3228-qossyscon�1€ Ûqos@31030100,rockchip,rk3228-qossyscon�1 Ûqos@31030180,rockchip,rk3228-qossyscon�1€ Ûqos@31030200,rockchip,rk3228-qossyscon�1 Ûqos@31040000,rockchip,rk3228-qossyscon�1 Ûqos@31050000,rockchip,rk3228-qossyscon�1 Ûqos@31060000,rockchip,rk3228-qossyscon�1 Ûqos@31070000,rockchip,rk3228-qossyscon�1 Ûqos@31070080,rockchip,rk3228-qossyscon�1€ Ûinterrupt-controller@32010000 ,arm,gic-400ô  �22 2@ 2`    Ûpinctrl,rockchip,rk3228-pinctrl_,gpio@11110000,rockchip,gpio-bank�  3»@!1ô gpio@11120000,rockchip,gpio-bank�  4»A!1ô gpio@11130000,rockchip,gpio-bank�  5»B!1ô ÛTgpio@11140000,rockchip,gpio-bank�  6»C!1ô ÛSpcfg-pull-up=ÛRpcfg-pull-downJÛQpcfg-pull-noneYÛPpcfg-pull-none-drv-12maf ÛOsdmmcsdmmc-clkuOÛ=sdmmc-cmduOÛ>sdmmc-bus4@uOOOOÛ?sdiosdio-clkuOÛ@sdio-cmduOÛAsdio-bus4@uOOOOÛBemmcemmc-clkuPÛDemmc-cmduPÛEemmc-bus8€uPPPPPPPPÛFgmacrgmii-pinsðuP PPOOOO O OPPPP PPrmii-pins uP PPOO OPPPPphy-pins uPPhdmihdmi-hpduQÛ:hdmii2c-xfer uPPÛ9hdmi-cecuPÛ;i2c0i2c0-xfer uPPÛi2c1i2c1-xfer uPPÛi2c2i2c2-xfer uPPÛ i2c3i2c3-xfer uPPÛ!spi0spi0-clku RÛ"spi0-cs0uRÛ%spi0-txu RÛ#spi0-rxu RÛ$spi0-cs1u RÛ&spi1spi1-clkuRspi1-cs0uRspi1-rxuRspi1-txuRspi1-cs1uRi2s1i2s1-bus�uP P P P PPPPPÛ pwm0pwm0-pinuPÛ'pwm1pwm1-pinuPÛ(pwm2pwm2-pinu PÛ)pwm3pwm3-pinu PÛ*spdifspdif-txuPÛ tsadcotp-pinuPÛ0otp-outuPÛ1uart0uart0-xfer uPPÛuart0-ctsuPÛuart0-rtsuPÛuart1uart1-xfer u P PÛuart1-ctsuPuart1-rtsu Puart2uart2-xfer uRPuart21-xfer u R PÛuart2-ctsuPuart2-rtsuPusbhost-vbus-drvuPÛUmemory@60000000�memory�`@regulator-dc-12v,regulator-fixedƒdc_12v’¦¸·зÛWext_gmac ,fixed-clockbsY@ rext_gmac…power-led ,gpio-ledsled-0 èSîonsdio-pwrseq,mmc-pwrseq-simpleüTTÛCregulator-vcc-host,regulator-fixed S³defaultÁU ƒvcc_host’¦ VÛregulator-vcc-phy,regulator-fixedƒvcc_phy¸w@Ðw@’¦ ÛNregulator-vcc-sys,regulator-fixedƒvcc_sys’¦¸LK@ÐLK@ WÛVregulator-vccio-1v8,regulator-fixed ƒvccio_1v8¸w@Ðw@’ VÛregulator-vccio-3v3,regulator-fixed ƒvccio_3v3¸2Z Ð2Z ’ VÛ regulator-vdd-arm,pwm-regulator+Xa¨0Vƒvdd_arm¸~ðÐ\À’¦Ûregulator-vdd-log,pwm-regulator+Ya¨0Vƒvdd_log¸B@ÐÖ ’¦Û3 #address-cells#size-cellsinterrupt-parentcompatiblemodelgpio0gpio1gpio2gpio3serial0serial1serial2spi0mmc0mmc1mmc2device_typeregresetsoperating-points-v2#cooling-cellsclocksenable-methodcpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsportsclock-namesdmasdma-namespinctrl-namespinctrl-0statusvccio1-supplyvccio2-supplyvccio4-supply#power-domain-cellspm_qosinterrupt-names#phy-cellsphy-supplyreg-shiftreg-io-width#pwm-cellsrockchip,grf#reset-cellsassigned-clocksassigned-clock-rates#dma-cellsarm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicereset-namespinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-modepower-domainsmali-supplyiommus#iommu-cellsremote-endpointassigned-clock-parentsphysphy-namesfifo-depthcap-mmc-highspeeddisable-wpbus-widthcap-sd-highspeedcap-sdio-irqmmc-pwrseqnon-removablevqmmc-supplymax-frequencyrockchip,default-sample-phasedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeclock_in_outphy-handlephy-modephy-is-integratedinterrupt-controller#interrupt-cellsrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltgpiosdefault-statereset-gpiosenable-active-highgpiovin-supplypwmspwm-supply