Ð þíb“8\`(3\(,radxa,rockrockchip,rk3188 7Radxa Rockaliases=/ethernet@10204000G/pinctrl/gpio@2000a000M/pinctrl/gpio@2003c000S/pinctrl/gpio@2003e000Y/pinctrl/gpio@20080000_/i2c@2002d000d/i2c@2002f000i/i2c@20056000n/i2c@2005a000s/i2c@2005e000x/serial@10124000€/serial@10126000ˆ/serial@20064000�/serial@20068000˜/spi@20070000�/spi@20074000¢/mmc@10214000oscillator ,fixed-clock§n6·Äxin24m×<gpu@10090000",rockchip,rk3188-maliarm,mali-400ß ãÅÅ êbuscoreöÅõáx"okayx) 54gpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3Dvideo-codec@10104000(,rockchip,rk3188-vpurockchip,rk3066-vpuß@)   4vepuvdpu ãÎØÍ×(êaclk_vdpuhclk_vdpuaclk_vepuhclk_vepuDcache-controller@10138000,arm,pl310-cache߀R`×4scu@1013c000,arm,cortex-a9-scußÀglobal-timer@1013c200,arm,cortex-a9-global-timerß  ) ã "disabledlocal-timer@1013c600,arm,cortex-a9-twd-timer߯  ) ãinterrupt-controller@1013d000,arm,cortex-a9-gicl�ßÐÁ×serial@10124000&,rockchip,rk3188-uartsnps,dw-apb-uartß@ )"’œêbaudclkapb_pclkã@L"okay©default·serial@10126000&,rockchip,rk3188-uartsnps,dw-apb-uartß` )#’œêbaudclkapb_pclkãAM"okay©default·qos@1012d000,rockchip,rk3066-qossysconßÐ ×qos@1012e000,rockchip,rk3066-qossysconßà ×qos@1012f000,rockchip,rk3066-qossysconßð ×qos@1012f080,rockchip,rk3066-qossysconßð€ ×qos@1012f100,rockchip,rk3066-qossysconßñ ×qos@1012f180,rockchip,rk3066-qossysconßñ€ ×qos@1012f200,rockchip,rk3066-qossysconßò qos@1012f280,rockchip,rk3066-qossysconßò€ ×usb@10180000,rockchip,rk3066-usbsnps,dwc2ß )ãÃêotgÁotgÉÛꀀ@@ ù þusb2-phy"okayusb@101c0000 ,snps,dwc2ß )ãÉêotgÁhostù þusb2-phy"okayethernet@10204000,rockchip,rk3188-emacß @< )ãÄD êhclkmacrefdrmii"okay( , ©default · mdioethernet-phy@0ß)× mmc@10214000,rockchip,rk2928-dw-mshcß!@ )ãÀHêbiuciu7emmcemmc-clkR>emmc-cmdR?emmc-rstR>emacemac-xfer€R>>>>>>>>× emac-mdio R>>× i2c0i2c0-xfer R>>×i2c1i2c1-xfer R>>×i2c2i2c2-xfer R>>×'i2c3i2c3-xfer R>>×(i2c4i2c4-xfer R>>×)lcdc1lcdc1-dclkR>lcdc1-denR>lcdc1-hsyncR>lcdc1-vsyncR>lcdc1-rgb24€R>>>>>>>>> > > > > >>>>>>>>>>>pwm0pwm0-outR>×#pwm1pwm1-outR>×$pwm2pwm2-outR>×%pwm3pwm3-outR>×&spi0spi0-clkR?×,spi0-cs0R?×/spi0-txR?×-spi0-rxR?×.spi0-cs1R?spi1spi1-clkR?×0spi1-cs0R?×3spi1-rxR?×2spi1-txR?×1spi1-cs1R?uart0uart0-xfer R?>×uart0-ctsR>uart0-rtsR>uart1uart1-xfer R?>×uart1-ctsR>uart1-rtsR>uart2uart2-xfer R? >×*uart3uart3-xfer R ? >×+uart3-ctsR >uart3-rtsR >sd0sd0-clkR>×sd0-cmdR>×sd0-cdR>×sd0-wpR >sd0-pwrR>sd0-bus-width1R>sd0-bus-width4@R>>>>×sdmmc-pwrR>×Fsd1sd1-clkR>sd1-cmdR>sd1-cdR>sd1-wpR>sd1-bus-width1R>sd1-bus-width4@R>>>>i2s0i2s0-bus`R>>>>>>×9spdifspdif-txR>×;pcfg-output-low`×@act8846act8846-dvs0-ctlR@× hym8563rtc-intR?×lan8720aphy-intR?× ir-receiverir-recv-pinR >×Cusbhost-vbus-drvR>×Gotg-vbus-drvR>×Ememory@60000000'memoryß`€gpio-keys ,gpio-keyskkey-power v|t‡GPIO Key Power�ž¬dgpio-leds ,gpio-ledsled-0‡rock:green:user1 v ¾offled-1‡rock:blue:user2 v¾offled-2‡rock:red:power v¾offsound,simple-audio-cardÌSPDIFsimple-audio-card,dai-link@1cpuãAcodecãBspdif-out,linux,spdif-ditâ×Bir-receiver,gpio-ir-receiver v ©default·Cregulator-usb-otg,regulator-fixedí D©default·E ©otg-vbus¸LK@ÐLK@èregulator-sdmmc,regulator-fixed ©sdmmc-supply¸2Z Ð2Z  ©default·F† ("×regulator-usb-host,regulator-fixedí ©default·G ©host-pwr¸LK@ÐLK@èregulator-vsys,regulator-fixed©vsys¸LK@ÐLK@×! #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0gpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3spi0spi1mmc0clock-frequency#clock-cellsclock-output-namesphandleregclocksclock-namesassigned-clocksassigned-clock-ratesresetsstatusinterruptsinterrupt-namespower-domainscache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthpinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesmax-speedphy-moderockchip,grfphyphy-supplydmasdma-namesfifo-depthreset-namesvmmc-supplybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpoffsetmode-normalmode-recoverymode-bootloadermode-loader#power-domain-cellspm_qos#phy-cells#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstsystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on#pwm-cells#io-channel-cellsenable-methoddevice_typenext-level-cacheoperating-points-v2cpu-supplyopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsrangesrockchip,playback-channelsrockchip,capture-channels#sound-dai-cells#reset-cellsrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disablerockchip,pinsoutput-lowautorepeatgpioslinux,codelabellinux,input-typewakeup-sourcedebounce-intervaldefault-statesimple-audio-card,namesound-daienable-active-highgpioregulator-boot-onstartup-delay-usvin-supply