Ð þísn8lÀ(®lˆ#geniatech,xpi-3128rockchip,rk3128 +7Geniatech XPI-3128aliases=/pinctrl/gpio@2007c000C/pinctrl/gpio@20080000I/pinctrl/gpio@20084000O/pinctrl/gpio@20088000U/i2c@20072000Z/i2c@20056000_/i2c@2005a000d/i2c@2005e000i/serial@20060000q/serial@20064000y/serial@20068000�/ethernet@2008c000‹/mmc@1021c000�/mmc@10214000arm-pmuarm,cortex-a7-pmu0•LMNO cpus+³rockchip,rk3036-smpcpu@f00Ácpuarm,cortex-a7ÍÑØßó cpu@f01Ácpuarm,cortex-a7ÍØß cpu@f02Ácpuarm,cortex-a7ÍØß cpu@f03Ácpuarm,cortex-a7ÍØß opp-table-0operating-points-v2 opp-216000000 ßæ '~ð~ð7È5œ@opp-408000000 Q– '~ð~ð7È5œ@opp-600000000 #ÃF '~ð~ð7È5œ@opp-696000000 )| 'à˜à˜7È5œ@opp-816000000 0£, 'g8g87ÈF5œ@opp-1008000000 <Ü 'O€O€7È5œ@opp-1200000000 G†Œ '7È7È7È5œ@display-subsystemrockchip,display-subsystemR Xokayopp-table-1operating-points-v2 opp-200000000 ë 'à˜à˜Ðopp-300000000 ᣠ'��Ðopp-400000000 ׄ 'Œ0Œ0Ðopp-480000000 œ8 'ÐÐÐtimerarm,armv7-timer0•   _ƒn6oscillator fixed-clockƒn6“xin24m¦ 1sram@10080000 mmio-sramÍ + ³ smp-sram@0rockchip,rk3066-smp-sramÍgpu@10090000"rockchip,rk3128-maliarm,mali-400Í H•ºgpgpmmupp0ppmmu0pp1ppmmu1ÑÕÕ Êbuscoreß ØxÖ Xokayä syscon@100a0000&rockchip,rk3128-pmusysconsimple-mfdÍ power-controller!rockchip,rk3128-power-controllerð+ power-domain@1Í˜ÑÆÖ¿ÑÇÔÌÏEr”ÍÓÀÁÒÕ¾z ðpower-domain@2Í(ÑÅÎÄ͆ðpower-domain@3ÍÑÕðvideo-codec@10106000(rockchip,rk3128-vpurockchip,rk3066-vpuÍ`• ºvepuvdpu ÑÅÎÄÍ(Êaclk_vdpuhclk_vdpuaclk_vepuhclk_vepu Ö iommu@10106800rockchip,iommuÍh •CÑÄÎ ÊaclkifaceÖ  vop@1010e000rockchip,rk3126-vopÍà • Ñ̾ÏÊaclk_vopdclk_vophclk_vopØdef axiahbdclkÖ Xokayport+ endpoint@0Í+ 6endpoint@1Í+ dsi@10110000*rockchip,rk3128-mipi-dsisnps,dw-mipi-dsiÍ@ •!ÑEÊpclk;@dphyÖ Ø‰apbJ Xdisabledports+port@0Íendpoint+ port@1Íqos@1012d000rockchip,rk3128-qossysconÍÐ  qos@1012e000rockchip,rk3128-qossysconÍà  qos@1012f000rockchip,rk3128-qossysconÍð  qos@1012f080rockchip,rk3128-qossysconÍð€  qos@1012f100rockchip,rk3128-qossysconÍñ  qos@1012f180rockchip,rk3128-qossysconÍñ€  qos@1012f200rockchip,rk3128-qossysconÍò  interrupt-controller@10139000arm,cortex-a7-gic Í� À à  • Wl usb@101800002rockchip,rk3128-usbrockchip,rk3066-usbsnps,dwc2Í • ÑÚÊotg}otg…—¦€€@ ; @usb2-phyXokayµÃusb@101c0000 generic-ehciÍ • ÑÙ;@usbXokayusb@101e0000 generic-ohciÍ • ÑÙ;@usb Xdisabledi2s@10200000(rockchip,rk3128-i2srockchip,rk3066-i2sÍ  •DÑP»Êi2s_clki2s_hclkÑÖtxrxà Xdisabledspdif@10204000,rockchip,rk3128-spdifrockchip,rk3066-spdifÍ @ •7ÑS¸ ÊmclkhclkÑ Ötxñdefaultÿà Xdisabledspi@1020c000 rockchip,sfcÍ À€ •2Ñ™ßÊclk_sfchclk_sfc Xdisabledmmc@102140000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!@@ • ÑÈDrvÊbiuciuciu-driveciu-sampleÑ Örx-tx ðÑ€ØQresetXokay", ñdefaultÿ!"#$8CT[mmc@102180000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!€@ • ÑÉEswÊbiuciuciu-driveciu-sampleÑ Örx-tx ðÑ€ØRreset Xdisabledmmc@1021c0000rockchip,rk3128-dw-mshcrockchip,rk3288-dw-mshcÍ!À@ • ÑËGuyÊbiuciuciu-driveciu-sampleÑ Örx-tx ðÑ€ØSresetXokay",ñdefault ÿ%&'cu‚[i2s@10220000(rockchip,rk3128-i2srockchip,rk3066-i2sÍ" •ÑQ¼Êi2s_clki2s_hclkÑÖtxrxˆñdefaultÿ(à Xdisablednand-controller@10500000(rockchip,rk3128-nfcrockchip,rk2928-nfcÍP@ •ÑÅCÊahbnfcñdefault ÿ)*+,-./0 Xdisabledclock-controller@20000000rockchip,rk3128-cruÍ Ñ1Êxin24mJ¦£°À#g¸€ syscon@20008000&rockchip,rk3128-grfsysconsimple-mfdÍ €+ usb2phy@17crockchip,rk3128-usb2phyÍ| ÑŽÊphyclk “usb480m_phy°šÕ2¦Xokay 2host-port •5 ºlinestateìXokay otg-port$•#34ºotg-bvalidotg-idlinestateìXokay hdmi@20034000rockchip,rk3128-inno-hdmiÍ @@ •-ÑG¾ Êpclkrefñdefault ÿ345Ö àXokayports+port@0Íendpoint+6 port@1Íendpoint+7 Rphy@20038000rockchip,rk3128-dsi-dphyÍ €@Ñ”r ÊrefpclkìÖ Ø$apb Xdisabled timer@20044000,rockchip,rk3128-timerrockchip,rk3288-timerÍ @  •ÑaU Êpclktimertimer@20044020,rockchip,rk3128-timerrockchip,rk3288-timerÍ @  •ÑaV Êpclktimertimer@20044040,rockchip,rk3128-timerrockchip,rk3288-timerÍ @@  •;ÑaW Êpclktimertimer@20044060,rockchip,rk3128-timerrockchip,rk3288-timerÍ @`  •<ÑaX Êpclktimertimer@20044080,rockchip,rk3128-timerrockchip,rk3288-timerÍ @€  •=ÑaY Êpclktimertimer@200440a0,rockchip,rk3128-timerrockchip,rk3288-timerÍ @   •>ÑaZ Êpclktimerwatchdog@2004c000 rockchip,rk3128-wdtsnps,dw-wdtÍ À •"Ñ? Xdisabledpwm@20050000(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ Ñ^ñdefaultÿ8÷ Xdisabledpwm@20050010(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ Ñ^ñdefaultÿ9÷Xokay ^pwm@20050020(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ  Ñ^ñdefaultÿ:÷Xokay _pwm@20050030(rockchip,rk3128-pwmrockchip,rk3288-pwmÍ 0Ñ^ñdefaultÿ;÷ Xdisabledi2c@20056000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ ` •Êi2cÑMñdefaultÿ<+ Xdisabledi2c@2005a000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ   •Êi2cÑNñdefaultÿ=+ Xdisabledi2c@2005e000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ à •Êi2cÑOñdefaultÿ>+ Xdisabledserial@20060000&rockchip,rk3128-uartsnps,dw-apb-uartÍ  •ƒn6ÑMUÊbaudclkapb_pclkÑÖtxrxñdefault ÿ?@A Xdisabledserial@20064000&rockchip,rk3128-uartsnps,dw-apb-uartÍ @ •ƒn6ÑNVÊbaudclkapb_pclkÑÖtxrxñdefaultÿBXokayserial@20068000&rockchip,rk3128-uartsnps,dw-apb-uartÍ € •ƒn6ÑOWÊbaudclkapb_pclkÑÖtxrxñdefaultÿC Xdisabledsaradc@2006c000rockchip,saradcÍ À •Ñ[>Êsaradcapb_pclkØW saradc-apbXokay+ Qi2c@20072000(rockchip,rk3128-i2crockchip,rk3288-i2cÍ   •Êi2cÑLñdefaultÿD+ Xdisabledspi@20074000(rockchip,rk3128-spirockchip,rk3066-spiÍ @ •ÑARÊspiclkapb_pclkÑ ÖtxrxñdefaultÿEFGHI+ Xdisableddma-controller@20078000arm,pl330arm,primecellÍ €@•7RÑ Êapb_pclki ethernet@2008c000rockchip,rk3128-gmacÍ À@•89ºmacirqeth_wake_irq8Ñ~�‚€ÔoMÊstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macØ8 stmmacethJt‚Xokay�output�J¨rmii±K°|Àúð€ñdefaultÿLmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22ͼdÆ Ö èMñdefaultÿN Kpinctrlrockchip,rk3128-pinctrlJ+³gpio@2007c000rockchip,gpio-bankÍ À •$Ñ@ôWl�HEADER_5HEADER_3HEADER_22HEADER_23HEADER_19HEADER_26HEADER_21HEADER_24HEADER_18HEADER_36HEADER_13 Wgpio@20080000rockchip,gpio-bankÍ  •%ÑAôWlpHEADER_7HEADER_35HEADER_33HEADER_37HEADER_40HEADER_38HEADER_11HEADER_29HEADER_31 [gpio@20084000rockchip,gpio-bankÍ @ •&ÑBôWl:HEADER_27HEADER_8HEADER_10 Mgpio@20088000rockchip,gpio-bankÍ € •'ÑCôWl;HEADER_32HEADER_12HEADER_15 Spcfg-pull-default  Ppcfg-pull-none6 Oemmcemmc-clkCO %emmc-cmdCP &emmc-cmd1CPemmc-pwrCPemmc-bus1CPemmc-bus4@CPPPPemmc-bus8€CPPPPPPPP 'gmacrgmii-pinsðCP P P P PPPPPPPPPPPrmii-pins CP P PPPPPPPP Lhdmihdmii2c-xfer COO 3hdmi-hpdCO 4hdmi-cecCO 5i2c0i2c0-xfer COO Di2c1i2c1-xfer COO <i2c2i2c2-xfer COO =i2c3i2c3-xfer COO >i2si2s-bus`CO O O O OO (i2s1-bus`COOOOOOlcdclcdc-dclkCOlcdc-denC Olcdc-hsyncC Olcdc-vsyncC Olcdc-rgb24àC O OOOOOOOOOOOOOnfcflash-aleCO )flash-cleCO +flash-wrnCO 0flash-rdnCO .flash-rdyCO /flash-cs0CO ,flash-dqsCO -flash-bus8€COOOOOOOO *pwm0pwm0-pinCO 8pwm1pwm1-pinCO 9pwm2pwm2-pinCO :pwm3pwm3-pinCO ;sdiosdio-clkCOsdio-cmdCPsdio-pwrenCPsdio-bus4@CPPPPsdmmcsdmmc-clkCO "sdmmc-cmdCP #sdmmc-detCP $sdmmc-wpCPsdmmc-pwrenCP \sdmmc-bus4@CPPPP !sfcsfc-bus2 CPPsfc-bus4@CPPPPsfc-clkCOsfc-cs0CPsfc-cs1CPspdifspdif-txCO spi0spi0-clkCP Gspi0-cs0C P Hspi0-txC P Espi0-rxC P Fspi0-cs1C P Ispi1-clkCPspi1-cs0CPspi1-txCPspi1-rxCPspi1-cs1CPspi2-clkC Pspi2-cs0CPspi2-txC Pspi2-rxC Puart0uart0-xfer CPO ?uart0-ctsCO @uart0-rtsCO Auart1uart1-xfer C P P Buart1-ctsCOuart1-rtsC Ouart2uart2-xfer CPO Cuart2-ctsCOuart2-rtsCOdp83848cdp83848c-rstCO Nir-receiverir-intCO Vledspower-ledCO Xspd-ledC O Yusb2host-drvCO Umemory@60000000ÁmemoryÍ`@chosenQ/serial@20064000adc-keys adc-keys]Qibuttonsz2Z button-recovery ”Recoveryšh¥regulator-dc-5vregulator-fixed¿DC_5VÎLK@æLK@þ Thdmi-connnectorhdmi-connectorÈaportendpoint+R 7regulator-host-pwr-5vregulator-fixed $S)Ü ¿HOST_PWR_5VÎLK@æLK@:TñdefaultÿUEþir-receivergpio-ir-receiver îSñdefaultÿVleds gpio-ledsled-power îWXpoweragonñdefaultÿXled-spd îS XlanañdefaultÿYregulator-mcu3v3regulator-fixed¿MCU3V3Î2Z æ2Z :þregulator-vcc-ddrregulator-fixed¿VCC_DDRÎã`æã`:Zþregulator-vcc-ioregulator-fixed¿VCC_IOÎ2Z æ2Z :Zþ regulator-vcc-lanregulator-fixed¿VCC_LANÎ2Z æ2Z :þ Jregulator-vcc-sdregulator-fixed $[)ô¿VCC_SDÎ2Z æ2Z :ñdefaultÿ\ regulator-vcc-sysregulator-fixed¿VCC_SYSÎLK@æLK@:Tþ Zregulator-vcc33-hdmiregulator-fixed ¿VCC33_HDMIÎ2Z æ2Z :]þregulator-vcca-33regulator-fixed¿VCCA_33Î2Z æ2Z :Zþ ]regulator-vdd-11regulator-fixed¿VDD_11ÎÈàæÈà:Zþ regulator-vdd11-hdmiregulator-fixed ¿VDD11_HDMIÎÈàæÈà:þregulator-vdd-armpwm-regulator¿VDD_ARMu^a¨zZÎ » æ\Àþ regulator-vdd-logpwm-regulator¿VDD_LOGu_a¨…dzZÎ�æ\À™ þ  compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3serial0serial1serial2ethernet0mmc0mmc1interruptsinterrupt-affinityenable-methoddevice_typeregclocksresetsoperating-points-v2#cooling-cellscpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsstatusarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsrangesinterrupt-namesclock-namespower-domainsmali-supply#power-domain-cellspm_qosiommus#iommu-cellsreset-namesremote-endpointphysphy-namesrockchip,grfinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevusb_a-supplyvusb_d-supplydmasdma-names#sound-dai-cellspinctrl-namespinctrl-0fifo-depthmax-frequencybus-widthvmmc-supplydisable-wpcap-sd-highspeedno-mmcno-sdiocap-mmc-highspeedmmc-ddr-3_3vno-sdrockchip,playback-channels#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parents#phy-cells#pwm-cellsreg-io-widthreg-shift#io-channel-cellsvref-supplyarm,pl330-broken-no-flushparm,pl330-periph-burst#dma-cellsrx-fifo-depthtx-fifo-depthclock_in_outphy-supplyphy-modephy-handlemax-speedreset-assert-usreset-deassert-usreset-gpiosgpio-controller#gpio-cellsgpio-line-namesbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-ongpiostartup-delay-usvin-supplyenable-active-highfunctioncolordefault-statepwmspwm-supplypwm-dutycycle-rangeregulator-ramp-delay