Ð þíU>8N$(Mì&rockchip,rk3036-kylinrockchip,rk3036&7Rockchip RK3036 KylinBoardaliases=/pinctrl/gpio@2007c000C/pinctrl/gpio@20080000I/pinctrl/gpio@20084000O/i2c@20072000T/i2c@20056000Y/i2c@2005a000^/serial@20060000f/serial@20064000n/serial@20068000v/spi@20074000z/mmc@1021c000/mmc@10214000„/mmc@10218000cpus‰rockchip,rk3036-smpcpu@f00—cpuarm,cortex-a7£§® s€B@¿œ@ÍÔcpu@f01—cpuarm,cortex-a7£§Ôarm-pmuarm,cortex-a7-pmuÜLMçdisplay-subsystemrockchip,display-subsystemútimerarm,armv7-timer0Ü   $n6oscillator fixed-clock$n64xin24mGÔ&sram@10080000 mmio-sram£  T smp-sram@0rockchip,rk3066-smp-sram£gpu@10090000"rockchip,rk3036-maliarm,mali-400£ 0Ü[gpgpmmupp0ppmmu0k@{õáÍ@@ �buscoreœ§xªokay±video-codec@10108000rockchip,rk3036-vpu£€ Ü[vdpuÍÐÜ �aclkhclk½œiommu@10108800rockchip,iommu£ˆ Ü7ÍÐÜ �aclkifaceœÄÔvop@10118000rockchip,rk3036-vop£€œ Ü+ÍÅdÑ�aclk_vopdclk_vophclk_vop§uvw Ñaxiahbdclk½ œªokayportÔendpoint@0£Ý Ô,iommu@10118300rockchip,iommu£ƒ Ü+ÍÅÑ �aclkifaceœÄªokayÔ qos@1012d000rockchip,rk3036-qossyscon£Ð Ô*qos@1012e000rockchip,rk3036-qossyscon£à Ô)qos@1012f000rockchip,rk3036-qossyscon£ð Ô(interrupt-controller@10139000 arm,gic-400í £�  À à  Ü Ôusb@101800002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2£ Ü ÍÁ�otgotg-<€€@@ K  Pusb2-phyªokayusb@101c00002rockchip,rk3036-usbrockchip,rk3066-usbsnps,dwc2£ Ü ÍÂ�otghostK  Pusb2-phyªokayethernet@10200000rockchip,rk3036-emac£ @ ÜZ Í̘—�hclkmacrefmacclkk™g~dˆrmiiªokay‘•  ¨¸defaultÆmdioethernet-phy@0£Ômmc@102140000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc£!@@$<4`Ð<4`ÍÈD�biuciuÞ Ü§QÑreset ªdisabledéóÈ(¸defaultÆmmc@102180000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc£!€@Ð<4` ÍÉEsw�biuciuciu-driveciu-sampleÞ Ü§RÑresetªokayé3@Z^t¸default Æ�š§´mmc@1021c0000rockchip,rk3036-dw-mshcrockchip,rk3288-dw-mshc£!À@ Üéó$<4`Ð<4` ÍËGuy�biuciuciu-driveciu-sample( Çrx-txÞѸdefault ƧSÑresetªokayi2s@10220000(rockchip,rk3036-i2srockchip,rk3066-i2s£"@ Ü3�i2s_clki2s_hclkÍRÎÂÇtxrx¸defaultÆÞªokayÔJnand-controller@10500000(rockchip,rk3036-nfcrockchip,rk2928-nfc£P@ ÜÍÅL�ahbnfckL{ðÑ€Æ !"#$%¸default ªdisabledclock-controller@20000000rockchip,rk3036-cru£ Í&�xin24mZ Gïk{#g¸€Ôsyscon@20008000&rockchip,rk3036-grfsysconsimple-mfd£ €Ô usb2phy@17crockchip,rk3036-usb2phy£| Í]�phyclk 4usb480m_phyk¡g'GªokayÔ'host-port Ü5 [linestateüªokayÔ otg-port$Ü#34[otg-bvalidotg-idlinestateüªokayÔ power-controller!rockchip,rk3036-power-controllerÔpower-domain@3£ÍÅÑd(power-domain@4£ÍÐÜ)power-domain@5£Í@*reboot-modesyscon-reboot-mode"Ø)RBÃ5RBÃCRBà SRBÃaudio-codec@20030000rockchip,rk3036-codec£ @ �acodec_pclkÍqZ Þªokayhdmi@20034000rockchip,rk3036-inno-hdmi£ @@ Ü-Íhd �pclkrefZ ¸defaultÆ+Þªokayportsport@0£endpointÝ,Ô port@1£endpointÝ-ÔFtimer@20044000,rockchip,rk3036-timerrockchip,rk3288-timer£ @  Ü Ía& �pclktimerpwm@20050000(rockchip,rk3036-pwmrockchip,rk2928-pwm£ _Í^¸defaultÆ. ªdisabledpwm@20050010(rockchip,rk3036-pwmrockchip,rk2928-pwm£ _Í^¸defaultÆ/ ªdisabledpwm@20050020(rockchip,rk3036-pwmrockchip,rk2928-pwm£  _Í^¸defaultÆ0 ªdisabledpwm@20050030(rockchip,rk3036-pwmrockchip,rk2928-pwm£ 0_Í^¸defaultÆ1 ªdisabledi2c@20056000(rockchip,rk3036-i2crockchip,rk3288-i2c£ ` Ü�i2cÍM¸defaultÆ2ªokay$€pmic@1brockchip,rk808£&ܸdefaultÆ34j‹G4xin32krk808-clkout2™5¥5±5½5É5Õ5á6í7ù757 8regulatorsDCDC_REG1-AS q°k™pƒvdd_armregulator-state-mem’DCDC_REG2-AS øPkЃvdd_gpuÔregulator-state-mem«ÃB@DCDC_REG3-Aƒvcc_ddrregulator-state-mem«DCDC_REG4-AS2Z k2Z ƒvcc_ioÔ7regulator-state-mem«Ã2Z LDO_REG1-AS2Z k2Z  ƒvccio_pmuÔ8regulator-state-mem«Ã2Z LDO_REG2-AS2Z k2Z ƒvcc_tpregulator-state-mem’LDO_REG3-ASB@kB@ƒvdd_10regulator-state-mem«ÃB@LDO_REG4-ASw@kw@ ƒvcc18_lcdregulator-state-mem«Ãw@LDO_REG5-ASw@k2Z  ƒvccio_sdregulator-state-mem«Ã2Z LDO_REG6-ASw@k&% ƒvout5regulator-state-mem«Ãw@LDO_REG7-ASw@kw@ƒvcc_18Ô6regulator-state-mem«Ãw@LDO_REG8-ASw@kw@ ƒvcca_codecregulator-state-mem«Ãw@SWITCH_REG1-Aƒvcc_wlregulator-state-mem«SWITCH_REG2-Aƒvcc_lcdregulator-state-mem«i2c@2005a000(rockchip,rk3036-i2crockchip,rk3288-i2c£   Ü�i2cÍN¸defaultÆ9ªokayaudio-codec@1brealtek,rt5616£Íq�mclkÞÔKserial@20060000&rockchip,rk3036-uartsnps,dw-apb-uart£  Üßé$n6ÍMU�baudclkapb_pclk¸default Æ:;<ªokayserial@20064000&rockchip,rk3036-uartsnps,dw-apb-uart£ @ Üßé$n6ÍNV�baudclkapb_pclk¸defaultÆ= ªdisabledserial@20068000&rockchip,rk3036-uartsnps,dw-apb-uart£ € Üßé$n6ÍOW�baudclkapb_pclk¸defaultÆ>ªokayi2c@20072000(rockchip,rk3036-i2crockchip,rk3288-i2c£   Ü�i2cÍL¸defaultÆ? ªdisabledspi@20074000rockchip,rk3036-spi£ @ ÜÍAR�spiclkapb_pclk Çtxrx¸defaultÆ@ABC ªdisableddma-controller@20078000arm,pl330arm,primecell£ €@ÜöÍ �apb_pclkÔpinctrlrockchip,rk3036-pinctrlZ Tgpio@2007c000rockchip,gpio-bank£ À Ü$Í@3CíÔIgpio@20080000rockchip,gpio-bank£  Ü%ÍA3Cígpio@20084000rockchip,gpio-bank£ @ Ü&ÍB3CíÔpcfg-pull-defaultOÔEpcfg-pull-noneeÔDpwm0pwm0-pinrDÔ.pwm1pwm1-pinrDÔ/pwm2pwm2-pinrDÔ0pwm3pwm3-pinrDÔ1sdmmcsdmmc-clkrDÔsdmmc-cmdrEÔsdmmc-cdrEÔsdmmc-bus1rEsdmmc-bus4@rEEEEÔsdmmc-pwrrDsdiosdio-bus1r Esdio-bus4@r E E EEÔsdio-cmdrEÔsdio-clkr DÔbt-wake-hrEÔHemmcemmc-clkrDÔemmc-cmdrEÔemmc-bus8€rEEEEEEEEÔnfcflash-alerEÔflash-bus8€rEEEEEEEEÔ flash-clerEÔ!flash-csn0rEÔ"flash-rdnrEÔ#flash-rdyrEÔ$flash-wrnrEÔ%emacemac-xfer€r E EEEEEEEÔemac-mdio r EEÔi2c0i2c0-xfer rDDÔ?i2c1i2c1-xfer rDDÔ2i2c2i2c2-xfer rDDÔ9i2si2s-bus`rEEEEEEÔhdmihdmi-ctl@rD D D DÔ+uart0uart0-xfer rEDÔ:uart0-ctsrEÔ;uart0-rtsrDÔ<uart1uart1-xfer rEDÔ=uart2uart2-xfer rEDÔ>spi-pinsspi-txdrEÔ@spi-rxdrEÔAspi-clkrEÔBspi-cs0rEÔCspi-cs1rEledsled-ctlrDÔGpmicpmic-intrEÔ3suspendglobal-pwroffrDÔ4chosen€serial2:115200n8memory@60000000—memory£` hdmi-conhdmi-connectoržaportendpointÝFÔ-gpio-leds gpio-ledsled-0 ²Œkylin:red:led¸defaultÆGsdio-pwrseqmmc-pwrseq-simple¸defaultÆH$¬II Ôsoundsimple-audio-card’i2s«rockchip,rt5616-codecÂ4ÜMicrophoneMicrophone JackHeadphoneHeadphone JackköMIC1Microphone JackMIC2Microphone JackMicrophone Jackmicbias1Headphone JackHPOLHeadphone JackHPORsimple-audio-card,cpuJsimple-audio-card,codecKregulator-vsysregulator-fixedƒvcc_sysSLK@kLK@-AÔ5 #address-cells#size-cellscompatibleinterrupt-parentmodelgpio0gpio1gpio2i2c0i2c1i2c2serial0serial1serial2spimmc0mmc1mmc2enable-methoddevice_typeregresetsoperating-pointsclock-latencyclocksphandleinterruptsinterrupt-affinityportsarm,cpu-registers-not-fw-configuredclock-frequencyclock-output-names#clock-cellsrangesinterrupt-namesassigned-clocksassigned-clock-ratesclock-namespower-domainsstatusmali-supplyiommus#iommu-cellsreset-namesremote-endpointinterrupt-controller#interrupt-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfassigned-clock-parentsmax-speedphy-modephyphy-reset-durationphy-reset-gpiospinctrl-namespinctrl-0max-frequencyfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpcap-sdio-irqrockchip,default-sample-phasekeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104dmasdma-namesmmc-ddr-1_8v#sound-dai-cells#reset-cells#phy-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#pwm-cellsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathlabelsimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-dai