Ð þí� 8–(�•Ø)Gateworks Ventana i.MX6 Dual/Quad GW51XX%!gw,imx6q-gw51xxgw,ventanafsl,imx6qchosen,console=ttymxc1,115200aliases"5/soc/bus@2100000/ethernet@2188000?/soc/bus@2000000/can@2090000D/soc/bus@2000000/can@2094000I/soc/bus@2000000/gpio@209c000O/soc/bus@2000000/gpio@20a0000U/soc/bus@2000000/gpio@20a4000[/soc/bus@2000000/gpio@20a8000a/soc/bus@2000000/gpio@20ac000g/soc/bus@2000000/gpio@20b0000m/soc/bus@2000000/gpio@20b4000s/soc/bus@2100000/i2c@21a0000x/soc/bus@2100000/i2c@21a4000}/soc/bus@2100000/i2c@21a8000‚/soc/ipu@2400000‡/soc/bus@2100000/mmc@2190000Œ/soc/bus@2100000/mmc@2194000‘/soc/bus@2100000/mmc@2198000–/soc/bus@2100000/mmc@219c0001›/soc/bus@2000000/spba-bus@2000000/serial@2020000 £/soc/bus@2100000/serial@21e8000 «/soc/bus@2100000/serial@21ec000 ³/soc/bus@2100000/serial@21f0000 »/soc/bus@2100000/serial@21f4000.Ã/soc/bus@2000000/spba-bus@2000000/spi@2008000.È/soc/bus@2000000/spba-bus@2000000/spi@200c000.Í/soc/bus@2000000/spba-bus@2000000/spi@2010000.Ò/soc/bus@2000000/spba-bus@2000000/spi@2014000×/soc/bus@2100000/usb@2184200Ü/soc/bus@2100000/usb@2184000á/soc/bus@2100000/usb@2184400æ/soc/bus@2100000/usb@2184600 ë/soc/bus@2000000/usbphy@20c9000 ó/soc/bus@2000000/usbphy@20ca000û/soc/ipu@2800000./soc/bus@2000000/spba-bus@2000000/spi@2018000/leds/led-user1 /leds/led-user2/soc/nand-controller@112000clocksckil !fixed-clock!€ckih1 !fixed-clock!osc !fixed-clock!n6ldb!fsl,imx6q-ldbfsl,imx53-ldb1 5disabled@<!"'()*‡ˆ8Cdi0_plldi1_plldi0_seldi1_seldi2_seldi3_seldi0di1lvds-channel@0O 5disabledport@0OendpointScMport@1OendpointScQport@2OendpointScWport@3OendpointSc[lvds-channel@1O 5disabledport@0OendpointScNport@1OendpointScRport@2OendpointS cXport@3OendpointS c\pmu!arm,cortex-a9-pmuk  |^usbphynop1!usb-nop-xceiv‡c1usbphynop2!usb-nop-xceiv‡c2soc !simple-busk ’dma-controller@110000&!fsl,imx6q-dma-apbhfsl,imx28-dma-apbhO 0|    ™¤<jc nand-controller@112000!fsl,imx6q-gpmi-nandO @ ±gpmi-nandbch |»bch(<˜™—–•0Cgpmi_iogpmi_apbgpmi_bchgpmi_bch_apbper1_bchË Ðrx-tx5okayÚdefaultè hdmi@120000O� |s1<{| Ciahbisfr5okay!fsl,imx6q-hdmiòportsport@0OendpointScKport@1OendpointScOport@2OendpointScUport@3OendpointScYgpu@130000 !vivante,gcO@ | <zJCbuscoreshaderþ gpu@134000 !vivante,gcO@@ | <y Cbuscoreþ timer@a00600!arm,cortex-a9-twd-timerO   | k<interrupt-controller@a01000!arm,cortex-a9-gic,O  kccache-controller@a02000!arm,pl310-cacheO   |\AO [ k|c]pcie@1ffc000!fsl,imx6q-pcieOÿÀ@ð ±dbiconfig�pciœÿ0’�ø‚ð¦ |x»msi°€Ã { z y x<�νCpciepcie_buspcie_phy5okayÚdefaultè Ñbus@2000000!fsl,aips-bussimple-busO’spba-bus@2000000!fsl,spba-bussimple-busO’spdif@2004000!fsl,imx35-spdifO@@ |4 ËÐrxtxP<ôÅkv>œ:Ccorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba 5disabledspi@2008000 !fsl,imx6q-ecspifsl,imx51-ecspiO€@ |<ppCipgper ËÐrxtx 5disabledspi@200c000 !fsl,imx6q-ecspifsl,imx51-ecspiOÀ@ | <qqCipgper ËÐrxtx 5disabledspi@2010000 !fsl,imx6q-ecspifsl,imx51-ecspiO@ |!<rrCipgper ËÐrxtx 5disabledspi@2014000 !fsl,imx6q-ecspifsl,imx51-ecspiO@@ |"<ssCipgper Ë  Ðrxtx 5disabledserial@2020000!fsl,imx6q-uartfsl,imx21-uartO@ |< ¡Cipgper ËÐrxtx5okayÚdefaultèesai@2024000Ü!fsl,imx35-esaiO@@ |3 <ÐvМCcoreextalfsysspba ËÐrxtx 5disabledssi@2028000Ü!fsl,imx6q-ssifsl,imx51-ssiO€@ |.<²� Cipgbaud Ë%&Ðrxtxí 5disabledssi@202c000Ü!fsl,imx6q-ssifsl,imx51-ssiOÀ@ |/<³ž Cipgbaud Ë)*Ðrxtxí 5disabledssi@2030000Ü!fsl,imx6q-ssifsl,imx51-ssiO@ |0<´Ÿ Cipgbaud Ë-.Ðrxtxí 5disabledasrc@2034000!fsl,imx53-asrcO@@ |2˜<ÒÓkœ�Cmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`ËÐrxarxbrxctxatxbtxcü»€ 5okayspba-bus@203c000OÀ@spi@2018000 !fsl,imx6q-ecspifsl,imx51-ecspiO€@ |#<ttCipgper Ë  Ðrxtx 5disabledvpu@2040000!fsl,imx6q-vpucnm,coda960OÀ|  »bitjpeg<¨ŒCperahbþ aipstz@207c000OÀ@pwm@2080000%!fsl,imx6q-pwmfsl,imx27-pwmO@ |S<>‘Cipgper 5disabledpwm@2084000%!fsl,imx6q-pwmfsl,imx27-pwmO@@ |T<>’Cipgper 5disabledÚdefaultèpwm@2088000%!fsl,imx6q-pwmfsl,imx27-pwmO€@ |U<>“Cipgper 5disabledÚdefaultèpwm@208c000%!fsl,imx6q-pwmfsl,imx27-pwmOÀ@ |V<>”Cipgper 5disabledÚdefaultècan@2090000!fsl,imx6q-flexcanO @ |n<lmCipgper 04 5disabledcan@2094000!fsl,imx6q-flexcanO @@ |o<noCipgper 04 5disabledtimer@2098000!fsl,imx6q-gptfsl,imx31-gptO €@ |7<wxíCipgperosc_pergpio@209c000!fsl,imx6q-gpiofsl,imx35-gpioO À@|BC>N,Zˆ�‹ŽŒ� Š Õ ÐÏÒÑt cgpio@20a0000!fsl,imx6q-gpiofsl,imx35-gpioO @|DE>N,@Z¿7#,gpio@20a4000!fsl,imx6q-gpiofsl,imx35-gpioO @@|FG>N,0ZE$-cmgpio@20a8000!fsl,imx6q-gpiofsl,imx35-gpioO €@|HI>N,0Z•~ Wckgpio@20ac000!fsl,imx6q-gpiofsl,imx35-gpioO À@|JK>N,PZU"5g –c;gpio@20b0000!fsl,imx6q-gpiofsl,imx35-gpioO @|LM>N,pZ¤6µºª Vgpio@20b4000!fsl,imx6q-gpiofsl,imx35-gpioO @@|NO>N,0Z¬  ½ ’keypad@20b8000!fsl,imx6q-kppfsl,imx21-kppO €@ |R<> 5disabledwatchdog@20bc000!fsl,imx6q-wdtfsl,imx21-wdtO À@ |P<>Údefaultèfwatchdog@20c0000!fsl,imx6q-wdtfsl,imx21-wdtO @ |Q<> 5disabledclock-controller@20c4000!fsl,imx6q-ccmO @@|WXcanatop@20c8000#!fsl,imx6q-anatopsysconsimple-mfdO €$|16c regulator-1p1!fsl,anatop-regulator{vdd1p1ŠB@¢O€ºÎàõ  50ûCregulator-3p0!fsl,anatop-regulator{vdd3p0Š( è¢3á@ºÎ àõ ( è03á@Cc#regulator-2p5!fsl,anatop-regulator{vdd2p5Š"U¢)ö0ºÎ0àõ  0+ÞxCregulator-vddcore!fsl,anatop-regulator{vddarmŠ ¢ ºÎ@àõUpm„  0 c^regulator-vddpu!fsl,anatop-regulator{vddpuŠ ¢ ›|Î@à õUpm„  0 c%regulator-vddsoc!fsl,anatop-regulator{vddsocŠ ¢ ºÎ@àõUpm„  0 c_tempmon!fsl,imx6q-tempmonk  |1· Ã!"Ïcalibtemp_grade<¬àusbphy@20c9000"!fsl,imx6q-usbphyfsl,imx23-usbphyO � |,<¶ö# c,usbphy@20ca000"!fsl,imx6q-usbphyfsl,imx23-usbphyO   |-<·ö# c0snvs@20cc000#!fsl,sec-v4.0-monsysconsimple-mfdO À@c$snvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp$Ù4|snvs-poweroff!syscon-poweroff$Ù8`¾` 5disabledsnvs-powerkey!fsl,sec-v4.0-pwrkey$ |t+ 5disabledsnvs-lpgpr!fsl,imx6q-snvs-lpgprepit@20d0000O @ |8epit@20d4000O @@ |9reset-controller@20d8000!fsl,imx6q-srcfsl,imx51-srcO €@|[`9cgpc@20dc000!fsl,imx6q-gpcO À@, |Yk<>Cipgc pgcpower-domain@0OFpower-domain@1OFZ%0<zJy�¨ciomuxc-gpr@20e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfdO8cmux-controller !mmio-muxg8z À (( c&ipu1_csi0_mux !video-muxˆ&port@0OendpointS'c=port@1OendpointS(•c<port@2OendpointS)cIipu2_csi1_mux !video-muxˆ&port@0OendpointS*c@port@1Oendpointport@2OendpointS+cTpinctrl@20e0000!fsl,imx6q-iomuxcO@cadv7180grp0Ÿl<°°`0@°°c:enetgrp˜Ÿ„˜D°0p„H°0xŒL°0|�P°0€”T°0l€X°0Xl°0\p°0`t°0dx°0h|°0tˆ°0Ôè°°Ðä@°°ô°°H<@°¨ð°°c4gpioledsgrp0ŸøÈ°°ṵ̈°cjgpminandgrphŸÔ¼°±ØÀ°±ÜݱàȰä̰±ôܰ±øà°±ü䰱谱찱𰱠ô°±ø°±ü°±°±c i2c1grpHŸ¤¸˜@¸±ÄØœ@¸±8°°c5i2c2grp0Ÿà @¸±ä¤@¸±c7i2c3grp0Ÿ,ü¨@¸±0¬@¸±c9ipu1csi0grpŸˆX°°Œ\°°�`°°”d°°˜h°°œl°° p°°¤t°°\,°°d4°°X(°°cHpciegrpŸ ð°°cpmicgrpŸD°°c8ppsgrpŸàô°±clpwm2grpŸL4°±cpwm3grpŸ<$°±cpwm4grpŸH0°±cuart1grp0Ÿ¨�°±¬” °±cuart2grp0Ÿ8 °±, (°±cEuart3grp0Ÿ´È°±¸Ì 0°±cFuart5grp0ŸÐ°±Ô @°±cGusbotggrpHŸ$ôÿ pY¨¼°°è DpYc/wdoggrpŸ�¤°°cdcic@20e4000O@@ ||dcic@20e8000O€@ |}dma-controller@20ec000!fsl,imx6q-sdmafsl,imx35-sdmaOÀ@ |<>›Cipgahb™¨imx/sdma/sdma-imx6q.bincbus@2100000!fsl,aips-bussimple-busO’crypto@2100000 !fsl,sec-v4.0O ’ <ñòóÄCmemaclkipgemi_slowjr@1000!fsl,sec-v4.0-job-ringO |ijr@2000!fsl,sec-v4.0-job-ringO  |jaipstz@217c000OÀ@usb@2184000!fsl,imx6q-usbfsl,imx27-usbO@ |+<¢Á,Ì-Øéý5okay.Údefaultè/usb@2184200!fsl,imx6q-usbfsl,imx27-usbOB |(<¢Á0Ì-2hostØéý5okayusb@2184400!fsl,imx6q-usbfsl,imx27-usbOD |)<¢Á1:hsicÌ-2hostØéý 5disabledusb@2184600!fsl,imx6q-usbfsl,imx27-usbOF |*<¢Á2:hsicÌ-2hostØéý 5disabledusbmisc@2184800C!fsl,imx6q-usbmiscOH<¢c-ethernet@2188000!fsl,imx6q-fecO€@ »int0pps|vw <uu¾ Cipgahbptpenet_clk_ref 04Ã3 Ïmac-address5okayÚdefaultè4 Prgmii-id Ymlb@218c000OÀ@$|5u~mmc@2190000!fsl,imx6q-usdhcO@ |<£££ Cipgahbper• 5disabledmmc@2194000!fsl,imx6q-usdhcO@@ |<¤¤¤ Cipgahbper• 5disabledmmc@2198000!fsl,imx6q-usdhcO€@ |<¥¥¥ Cipgahbper• 5disabledmmc@219c000!fsl,imx6q-usdhcOÀ@ |<¦¦¦ Cipgahbper• 5disabledi2c@21a0000!fsl,imx6q-i2cfsl,imx21-i2cO@ |$<}5okay!† Údefaultè5gsc@20!gw,gscO k|,c6adc !gw,gsc-adcchannel@0iOqtempchannel@2iOqvdd_vinchannel@5iOqvdd_3p3channel@8iOqvdd_batchannel@biO qvdd_5p0channel@eiOqvdd_armchannel@11iOqvdd_socchannel@14iOqvdd_3p0channel@17iOqvdd_1p5channel@1diOqvdd_1p8channel@20iO qvdd_an1channel@23iO#qvdd_2p5gpio@23 !nxp,pca9555O#>Nk6|cieeprom@50 !atmel,24c02OPweeprom@51 !atmel,24c02OQweeprom@52 !atmel,24c02ORweeprom@53 !atmel,24c02OSwrtc@68!dallas,ds1672Ohi2c@21a4000!fsl,imx6q-i2cfsl,imx21-i2cO@@ |%<~5okay!† Údefaultè7pmic@3c !lltc,ltc3676O<Údefaultè8k|regulatorssw1{vddsocŠ J`¢õ`€ð @˜X­ºsw2{vdd1p8ŠÄ^¢” €—È @˜X­ºsw3{vddarmŠ J`¢õ`€ð @˜X­ºsw4{vddddrŠ ?Ö¢² €_H @˜X­ºldo2{vdd2p5Š&¢&€nX @­ºldo4{vdd3p0Š.!’¢.!’€ ¬� @­ºi2c@21a8000!fsl,imx6q-i2cfsl,imx21-i2cO€@ |&<5okay!† Údefaultè9ccamera@20 !adi,adv7180Údefaultè:O  ¿;k;|portendpointS<•c(romcp@21ac000OÀ@memory-controller@21b0000!fsl,imx6q-mmdcO@<memory-controller@21b4000!fsl,imx6q-mmdcO@@ 5disabledmemory-controller@21b8000!fsl,imx6q-weimO€@ |<ÄÏ 5disabledefuse@21bc000!fsl,imx6q-ocotpsysconOÀ@<€speed-grade@10Oc`calib@38O8c!temp-grade@20O c"mac-addr@88Oˆc3tzasc@21d0000O@ |ltzasc@21d4000O@@ |maudmux@21d8000"!fsl,imx6q-audmuxfsl,imx31-audmuxO€@ 5disabledmipi@21dc000!fsl,imx6-mipi-csi2OÀ@|de<Šîa Cdphyrefpix 5disabledport@1OendpointS=c'port@2OendpointS>cJport@3OendpointS?cSport@4OendpointS@c*mipi@21e0000O@ 5disabledportsport@0OendpointSAcLport@1OendpointSBcPport@2OendpointSCcVport@3OendpointSDcZvdoa@21e4000!fsl,imx6q-vdoaO@@ |<Êserial@21e8000!fsl,imx6q-uartfsl,imx21-uartO€@ |< ¡Cipgper ËÐrxtx5okayÚdefaultèEserial@21ec000!fsl,imx6q-uartfsl,imx21-uartOÀ@ |< ¡Cipgper ËÐrxtx5okayÚdefaultèFserial@21f0000!fsl,imx6q-uartfsl,imx21-uartO@ |< ¡Cipgper Ë Ðrxtx 5disabledserial@21f4000!fsl,imx6q-uartfsl,imx21-uartO@@ |< ¡Cipgper Ë!"Ðrxtx5okayÚdefaultèGipu@2400000!fsl,imx6q-ipuO@@|<‚ƒ„ Cbusdi0di1port@0OÚdefaultèHcaendpointSI•c)port@1OcbendpointSJc>port@2Oceendpoint@0Oendpoint@1OSKcendpoint@2OSLcAendpoint@3OSMcendpoint@4OSNcport@3Ocfendpoint@0Oendpoint@1OSOcendpoint@2OSPcBendpoint@3OSQcendpoint@4OSRcsram@900000 !mmio-sramO� ’�<Žcsata@2200000!fsl,imx6q-ahciO @ |'<š»iCsatasata_refahb 5disabledgpu@2204000 !vivante,gcO @@ | <�y Cbuscoreþ ipu@2800000!fsl,imx6q-ipuO€@|<…†‰ Cbusdi0di1port@0OccendpointSSc?port@1OcdendpointSTc+port@2Ocgendpoint@0Oendpoint@1OSUcendpoint@2OSVcCendpoint@3OSWcendpoint@4OSXc port@3Ochendpoint@1OSYcendpoint@2OSZcDendpoint@3OS[cendpoint@4OS\c cpuscpu@0!arm,cortex-a9�cpuOß](ðO€tx2 Ð Ð ÀíØ àà˜(O€tx2 Ð Ð ÀíØ àíØîl (<hª)Carmpll2_pfd2_396msteppll1_swpll1_sys(^3%=_Ã` Ïspeed_gradecpu@1!arm,cortex-a9�cpuOß](ðO€tx2 Ð Ð ÀíØ àà˜(O€tx2 Ð Ð ÀíØ àíØîl (<hª)Carmpll2_pfd2_396msteppll1_swpll1_sys(^3%=_cpu@2!arm,cortex-a9�cpuOß](ðO€tx2 Ð Ð ÀíØ àà˜(O€tx2 Ð Ð ÀíØ àíØîl (<hª)Carmpll2_pfd2_396msteppll1_swpll1_sys(^3%=_cpu@3!arm,cortex-a9�cpuOß](ðO€tx2 Ð Ð ÀíØ àà˜(O€tx2 Ð Ð ÀíØ àíØîl (<hª)Carmpll2_pfd2_396msteppll1_swpll1_sys(^3%=_capture-subsystem!fsl,imx-capture-subsystemHabcddisplay-subsystem!fsl,imx-display-subsystemHefghgpio-keys !gpio-keyskey-user-pbquser_pb ciNkey-user-pb1x quser_pb1xNk6|key-erased qkey-erasedNk6|key-eeprom-wp qeeprom_wpNk6|key-tamperqtamperNk6|key-switch-hold qswitch_holdNk6|leds !gpio-ledsÚdefaultèjled-user1quser1 ckYon gheartbeatled-user2quser2 ckYoffmemory@10000000�memoryO pps !pps-gpioÚdefaultèl c5okayregulator-3p3v!regulator-fixed{3P3VŠ2Z ¢2Z ºregulator-5p0v!regulator-fixed{5P0VŠLK@¢LK@ºregulator-usb-otg-vbus!regulator-fixed {usb_otg_vbusŠLK@¢LK@ ×m}c. #address-cells#size-cellsmodelcompatiblebootargsethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usb0usb1usb2usb3usbphy0usbphy1ipu1spi4led0led1nand#clock-cellsclock-frequencygprstatusclocksclock-namesregremote-endpointphandleinterrupt-parentinterrupts#phy-cellsranges#dma-cellsdma-channelsreg-namesinterrupt-namesdmasdma-namespinctrl-namespinctrl-0ddc-i2c-buspower-domains#cooling-cells#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridedevice_typebus-rangenum-lanesinterrupt-map-maskinterrupt-mapreset-gpio#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsfsl,stop-modegpio-controller#gpio-cellsgpio-rangesfsl,ext-reset-outputregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonnvmem-cellsnvmem-cell-names#thermal-sensor-cellsphy-3p0-supplyfsl,anatopregmapvaluelinux,keycodewakeup-source#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsbus-widthfsl,pinsfsl,sdma-ram-script-namefsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_modephy_type#index-cellsphy-modephy-reset-gpiosgw,modelabelpagesizelltc,fb-voltage-dividerregulator-ramp-delayregulator-boot-onpowerdown-gpiosfsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportslinux,codedefault-statelinux,default-triggerenable-active-high