Ð þí|i8q¼( ­q„ >,Toradex Apalis iMX8QP V1.1 on Apalis Ixora V1.2 Carrier BoardH2toradex,apalis-imx8-v1.1-ixora-v1.2toradex,apalis-imx8-v1.1fsl,imx8qpaliases=/bus@5b000000/mmc@5b010000B/bus@5b000000/mmc@5b020000G/bus@5b000000/mmc@5b030000L/bus@5a000000/serial@5a060000T/bus@5a000000/serial@5a070000\/bus@5a000000/serial@5a080000d/bus@5a000000/serial@5a090000l/bus@5a000000/spi@5a000000q/bus@5a000000/spi@5a010000v/bus@5a000000/spi@5a020000{/bus@5a000000/spi@5a030000 €/vpu@2c000000/vpu-core@2d080000 Š/vpu@2c000000/vpu-core@2d090000 ”/vpu@2c000000/vpu-core@2d0a0000 ž/bus@5b000000/ethernet@5b040000"¨/bus@5a000000/i2c@5a820000/rtc@68­/system-controller/rtccpus cpu-mapcluster0core0²core1²core2²core3²cluster1core0²cpu@0¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3D Xgcpu@1¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3D Xgcpu@2¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3D Xgcpu@3¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3D Xgcpu@100¶cpu2arm,cortex-a72 ÆÍpsciÛÀè@ú€@&3 D Xgl2-cache02cacheo{Ýê@ügl2-cache12cacheo{Ýê@üg opp-table-02operating-points-v2‰g opp-600000000”#ÃF› » ©Iðopp-896000000”5gà›B@©Iðopp-1104000000”AÍ´›Èà©Iðopp-1200000000”G†Œ›Èà©Iðºopp-table-12operating-points-v2‰g opp-600000000”#ÃF›B@©Iðopp-1056000000”>ñH›B@©Iðopp-1296000000”M?d›Èà©Iðopp-1596000000”_!›Èà©Iðºinterrupt-controller@51a00000 2arm,gic-v3PÂQ Q° R RRÆ× ì gpmu2arm,armv8-pmuv3 ìpsci 2arm,psci-1.0Ôsmctimer2arm,armv8-timer0ì   iommu@51400000 2arm,mmu-500ÂQ@÷ Œì                                 gÍsystem-controller 2fsl,imx-scu tx0rx0gip3$"  power-controller2fsl,imx8qm-scu-pdfsl,scu-pd)g#clock-controller2fsl,imx8qm-clkfsl,scu-clk=gpinctrl2fsl,imx8qm-iomuxcJdefaultDX gôadc0grp0b�À`ŒÀ`‹À`ŠÀ`g»adc1grp0b‰À`ˆÀ`‡À`†À`g½cam1gpiosgrp�bC!D!l!m!n!o!p!q!r!c!j!k!g dap1gpiosgrpTbd!!X!y!�!~!^!gesai0gpiosgrpbh!i!gfec1grpØbÿ ¦ ¥ ô ó õ ö ÷ ø ù ú û ü ý þ § 9 M`gàfec1-sleepgrpØbÿ ¦@¥@ô@ó@õ@ö@÷@ø@ù@ú@û@ü@ý@þ@§@9 M@gáfec2gpiosgrp¨b  ª!©!¨!!! ! ! !!!!!!gflexcan0grpb“!’!g¿flexcan1grpb•!”!gÂflexcan2grpb—!–!gÅgpio1grp b !gpio2grp b !gpio3grp b !ggpio4grp b!ggpio5grp b–!g¶gpio6grp b—!g·gpio7grp bŽ!ggpio8grp b�!ggpiobklongrp b2!ggpiokeysgrp bep!gpiousbhocngrp bœ!ghdmictrlgrp bNagõlpi2c1grpb  gªlpi2c2grpb  g´lpi2c3grpb  g¹lpspi0grp0buLvLwLxLg™lpspi2grp0bzL{L|L}Lg�lpuart0grpb  g lpuart1grp0b    g¢lpuart1ctrlgrp0b!! ! !glpuart2grpb6 7 g¤lpuart3grp0b< =   g¦lvds0i2c0gpiogrp b4!glvds1i2c0gpiosgrpb:!;!gmipidsi0-1engrp b5!gmipidsi1gpiosgrp bE!gmlbgpiosgrp b�!gmmc1cdgrp bZ!gÓmmc1cdsleepgrp bZ!g×pciebgrp$bÉ!Ê!Ë!güpciesatarefclkgrp b¢!gøpciewifirefclkgrp b\!gúpwm0grp b gípwm1grp b gïpwm2grp b gñpwm3grp b gópwmbklgrp b8 gzqspi1agpiosgrp`b³!²!±!°!¯!®!¬!­!gresetmocigrp b&!gsai1grp0bƒÆl€ÆL‚ÆL„ÆLg3sata1actgrp bY!gsd1cdgrp b£!gÜsgtl5000grp bsÆLg¯sim0gpiosgrp0b!!!!gspdif0grpb`Æ@_Æ@g0touchctrlgpiosgrp0bU!VAb!fAgtouchctrlidlegrp0b‰!ˆ!‡!†!gusbh1activegrpbÍÏÎÿusbh1idlegrpbÍÏÎÏusb3503agrp$b'A)!*Ag«usbhengrp bš!gusbotg1grpb™!›!gÊusdhc1grp�bÑAÒ!Ó!Ô!Õ!Ö!×!Ø!Ù!Ú!ÛAÜ!gÎusdhc1-100mhzgrp�bÑ@Ò Ó Ô Õ Ö × Ø Ù Ú Û@Ü gÏusdhc1-200mhzgrp�bÑ@Ò Ó Ô Õ Ö × Ø Ù Ú Û@Ü gÐusdhc1gpiosgrp bê!gusdhc2grp4bitgrpTbÞAß!à!á!ã!ä!Ÿ!gÒusdhc2-4bit100mhzgrpTbÞ@ß à á ã ä Ÿ!gÔusdhc2-4bit200mhzgrpTbÞ@ß à á ã ä Ÿ!gÕusdhc2grp8bitgrp0bæ!ç!è!é!usdhc2-8bit100mhzgrp0bæ ç è é usdhc2-8bit200mhzgrp0bæ ç è é usdhc2-4bitsleepgrpTbÞaßaàaáaãaäaŸ!gÖusdhc2-8bitsleepgrp0bæaçaèaéausdhc3grpTbìAí!î!ï!ð!ñ!¡!gÛusdhc3-100mhzgrpTbìAí!î!ï!ð!ñ!¡!gÝusdhc3-200mhzgrpTbìAí!î!ï!ð!ñ!¡!gÞwifigrpb+!H!gýwifipdngrp bL!genable3v3vmmcgrp bæ!genablecan1powergrp bé!gledsixoragrp0bïañaçaèaguart24forceoffgrp bí!greset-controller2fsl,imx-scu-resetkgŒrtc2fsl,imx8qxp-sc-rtcocotp2fsl,imx8qm-scu-ocotp xmac@1c4ÂÄmac@1c6ÂÆthermal-sensor*2fsl,imx8qxp-sc-thermalfsl,imx-sc-thermal‚gwatchdog!2fsl,imx8qm-sc-wdtfsl,imx-sc-wdt˜<thermal-zonescpu0-thermal¤úºÐÈtripstrip0Øsäнpassivegtrip1Øš(äÐ ½criticalcooling-mapsmap0ï0ôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu1-thermal¤úºÐÈtripstrip0Øsäнpassiveg trip1Øš(äÐ ½criticalcooling-mapsmap0ï  ôÿÿÿÿÿÿÿÿgpu0-thermal¤úºÐÈ�tripstrip0Øsäнpassivetrip1Øš(äÐ ½criticalgpu1-thermal¤úºÐÈ”tripstrip0Øsäнpassivetrip1Øš(äÐ ½criticaldrc0-thermal¤úºÐÈ tripstrip0Øsäнpassivetrip1Øš(äÐ ½criticalpmic-thermal¤úºÐÈñcooling-mapsmap0ï!<ôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripstrip0äÐØ­°½passiveg!trip1äÐØèH ½criticalclock-dummy 2fixed-clock= clk_dummyg"clock-esai1-rx 2fixed-clock= esai1_rx_clkgHclock-esai1-rx-hf 2fixed-clock=esai1_rx_hf_clkgIclock-esai1-tx 2fixed-clock= esai1_tx_clkgJclock-esai1-tx-hf 2fixed-clock=esai1_tx_hf_clkgKclock-hdmi-rx-mclk 2fixed-clock= hdmi-rx-mclkgAclock-mlb-clk 2fixed-clock=mlb_clkg@clock-sai5-rx-bclk 2fixed-clock= sai5_rx_bclkgTclock-sai5-tx-bclk 2fixed-clock= sai5_tx_bclkclock-sai6-rx-bclk 2fixed-clock= sai6_rx_bclkgUclock-sai6-tx-bclk 2fixed-clock= sai6_tx_bclkclock-spdif1-rx 2fixed-clock= spdif1_rxclock-controller-lvds-ipg 2fixed-clock=n6lvds0_ipg_clkgkclock-controller-dsi-ipg 2fixed-clock=' dsi_ipg_clkgdclock-controller-mipi-div2-pll 2fixed-clock=¿Ìmipi_pll_div2_clkbus@55000000 2simple-bus &UUdsp@556e80002fsl,imx8qm-hifi4ÂUn€€ Æ"""-ipgocramcore 9#ë###×$"$$$ txrxrxdbGimx/dsp/hifi4.bin Udisabledbus@31400000 2simple-bus &1@1@ crypto@314000002fsl,imx8qm-caamfsl,sec-v4.0Â1@  ì”  &1@ 9#õ\ jr@30000*2fsl,imx8qm-job-ringfsl,sec-v4.0-job-ring ìÅ9#õjr@40000*2fsl,imx8qm-job-ringfsl,sec-v4.0-job-ring ìÆ9#öclock-cm41-ipg 2fixed-clock=Þ) cm41_ipg_clkg'bus@38000000 2simple-bus &88%i2c@3b230000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂ;#ì Æ&&-peripg h4xn69#4 Udisabledintmux@3b4000002fsl,imx-intmuxÂ;@`ì'ׯÆ'-ipg9#5 Udisabledg%clock-controller@3b6300002fsl,imx8qxp-lpcgÂ;c=Æ4'�(cm41_lpcg_i2c_clkcm41_lpcg_i2c_ipg_clk9#4g&clock-audio-ipg 2fixed-clock='audio_ipg_clkg/clock-ext-aud-mclk0 2fixed-clock=ext_aud_mclk0gBclock-ext-aud-mclk1 2fixed-clock=ext_aud_mclk1gCclock-esai0-rx 2fixed-clock= esai0_rx_clkgDclock-esai0-rx-hf 2fixed-clock=esai0_rx_hf_clkgEclock-esai0-tx 2fixed-clock= esai0_tx_clkgFclock-esai0-tx-hf 2fixed-clock=esai0_tx_hf_clkgGclock-spdif0-rx 2fixed-clock= spdif0_rxgLclock-sai0-rx-bclk 2fixed-clock= sai0_rx_bclkgMclock-sai0-tx-bclk 2fixed-clock= sai0_tx_bclkgNclock-sai1-rx-bclk 2fixed-clock= sai1_rx_bclkgOclock-sai1-tx-bclk 2fixed-clock= sai1_tx_bclkgPclock-sai2-rx-bclk 2fixed-clock= sai2_rx_bclkgQclock-sai3-rx-bclk 2fixed-clock= sai3_rx_bclkgRclock-sai4-rx-bclk 2fixed-clock= sai4_rx_bclkgSbus@59000000 2simple-bus &YYasrc@590000002fsl,imx8qm-asrcÂY ìtdÆ(()*++"""""""""""""�-memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`›,,,,,, rxarxbrxctxatxbtxcª»€¸Ç9#žUokayesai@59010000!2fsl,imx8qm-esaifsl,imx6ull-esaiÂY ì™Æ---"-coreextalfsysspba ›,, rxtx9#Ÿ Udisabledspdif@590200002fsl,imx8qm-spdifÂYìÈÊ0Æ."."""/""":-corerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba ›,,  rxtx9# Uokay$hEEE x.àJdefaultX0gsai@590400002fsl,imx8qm-saiÂY ì:Æ1"1""-busmclk0mclk1mclk2mclk3 rxtx ›, , 9#> Udisabledsai@590500002fsl,imx8qm-saiÂY ì<Æ2"2""-busmclk0mclk1mclk2mclk3 rxtx ›,,9#?Uokay,hEEE2x.àîJdefaultX3Øgsai@590600002fsl,imx8qm-saiÂY ì>Æ4"4""-busmclk0mclk1mclk2mclk3 rx›,9#@ Udisabledsai@590700002fsl,imx8qm-saiÂY ìCÆ5"5""-busmclk0mclk1mclk2mclk3 rx›,9#¢ Udisableddma-controller@591f00002fsl,imx8qm-edmaÂYéôüìvwxyz{ššÉËÍÏ;;==?DFHq 9#þ#ÿ####«#¬#­#®#¯#°#±#²#³#´#µ#¶#·#¸#¹g,clock-controller@594000002fsl,imx8qxp-lpcgÂY@=Æ//�&asrc0_lpcg_ipg_clkasrc0_lpcg_mem_clk9#žg(clock-controller@594100002fsl,imx8qxp-lpcgÂYA= Æ+/�(esai0_lpcg_extal_clkesai0_lpcg_ipg_clk9#Ÿg-clock-controller@594200002fsl,imx8qxp-lpcgÂYB= Æ+/�%spdif0_lpcg_tx_clkspdif0_lpcg_gclkw9# g.clock-controller@594400002fsl,imx8qxp-lpcgÂYD= Æ+ /�!sai0_lpcg_mclksai0_lpcg_ipg_clk9#>g1clock-controller@594500002fsl,imx8qxp-lpcgÂYE= Æ+ /�!sai1_lpcg_mclksai1_lpcg_ipg_clk9#?g2clock-controller@594600002fsl,imx8qxp-lpcgÂYF= Æ+/�!sai2_lpcg_mclksai2_lpcg_ipg_clk9#@g4clock-controller@594700002fsl,imx8qxp-lpcgÂYG= Æ+/�!sai3_lpcg_mclksai3_lpcg_ipg_clk9#¢g5clock-controller@595800002fsl,imx8qxp-lpcgÂYX= Æ/// �4dsp_lpcg_adb_clkdsp_lpcg_ipg_clkdsp_lpcg_core_clk9# Udisabledclock-controller@595900002fsl,imx8qxp-lpcgÂYY=Æ/�dsp_ram_lpcg_ipg_clk9# Udisabledasrc@598000002fsl,imx8qm-asrcÂY€ ì|dÆ66)*++"""""""""""""�-memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`›777777 rxarxbrxctxatxbtxcª@¸Ç9#Æ Udisabledsai@598200002fsl,imx8qm-saiÂY‚ ìIÆ8"8""-busmclk0mclk1mclk2mclk3 ›77  rxtx9#È Udisabledg;sai@598300002fsl,imx8qm-saiÂYƒ ìKÆ9"9""-busmclk0mclk1mclk2mclk3›7  tx9#É Udisabledg<amix@598400002fsl,imx8qm-audmixÂY„Æ:-ipg9#Ê;<Uokaymqs@598500002fsl,imx8qm-mqsÂY…Æ== -mclkcore9#Ë Udisableddma-controller@599f00002fsl,imx8qm-edmaÂYŸ éô À�ì~€�‚ƒJJLsX9#Ì#Í#Î#Ï#Ð#Ñ#Ò#Ó#Ô#Õ#Ög7clock-controller@59d000002fsl,imx8qxp-lpcgÂYÐ= ÆE�aud_rec_clk0_lpcg_clk9#Eg>clock-controller@59d100002fsl,imx8qxp-lpcgÂYÑ= Æì�aud_rec_clk1_lpcg_clk9#ìg?clock-controller@59d200002fsl,imx8qxp-lpcgÂYÒ= ÆE�aud_pll_div_clk0_lpcg_clk9#Eg)clock-controller@59d300002fsl,imx8qxp-lpcgÂYÓ= Æì�aud_pll_div_clk1_lpcg_clk9#ìg*clock-controller@59d500002fsl,imx8qxp-lpcgÂYÕ=Æ+�mclkout0_lpcg_clk9#ïg®clock-controller@59d600002fsl,imx8qxp-lpcgÂYÖ=Æ+�mclkout1_lpcg_clk9#ðacm@59e000002fsl,imx8qm-acmÂYà=¨9#í#î#ï#ð#E#ì#ž#Æ#Ÿ#Ç#>#?#@#¢#£#¤#È#É# #¡#Ë|Æ>?)*@ABCDEFGHIJKLLMNOPQRSTUŽ-aud_rec_clk0_lpcg_clkaud_rec_clk1_lpcg_clkaud_pll_div_clk0_lpcg_clkaud_pll_div_clk1_lpcg_clkmlb_clkhdmi_rx_mclkext_aud_mclk0ext_aud_mclk1esai0_rx_clkesai0_rx_hf_clkesai0_tx_clkesai0_tx_hf_clkesai1_rx_clkesai1_rx_hf_clkesai1_tx_clkesai1_tx_hf_clkspdif0_rxspdif1_rxsai0_rx_bclksai0_tx_bclksai1_rx_bclksai1_tx_bclksai2_rx_bclksai3_rx_bclksai4_rx_bclksai5_tx_bclksai6_rx_bclkg+clock-controller@59c000002fsl,imx8qxp-lpcgÂYÀ=Æ//�&asrc1_lpcg_ipg_clkasrc1_lpcg_mem_clk9#Æg6clock-controller@59c200002fsl,imx8qxp-lpcgÂYÂ= Æ+/�!sai6_lpcg_mclksai6_lpcg_ipg_clk9#Èg8clock-controller@59c300002fsl,imx8qxp-lpcgÂYÃ= Æ+/�!sai7_lpcg_mclksai7_lpcg_ipg_clk9#Ég9clock-controller@59c400002fsl,imx8qxp-lpcgÂYÄ=Æ/�amix_lpcg_ipg_clk9#Êg:clock-controller@59c500002fsl,imx8qxp-lpcgÂYÅ= Æ+/�!mqs0_lpcg_mclkmqs0_lpcg_ipg_clk9#Ëg=sai@590800002fsl,imx8qm-saiÂY ìEÆV"V""-busmclk0mclk1mclk2mclk3 rx›, 9#£ Udisabledsai@590900002fsl,imx8qm-saiÂY  ìGÆW"W""-busmclk0mclk1mclk2mclk3 tx›, 9#¤Uokay`h++EEEìììW$)?$x.à+±¬Dîclock-controller@594800002fsl,imx8qxp-lpcgÂYH= Æ+/�!sai4_lpcg_mclksai4_lpcg_ipg_clk9#£ UdisabledgVclock-controller@594900002fsl,imx8qxp-lpcgÂYI= Æ+/�!sai5_lpcg_mclksai5_lpcg_ipg_clk9#¤UokaygWesai@59810000!2fsl,imx8qm-esaifsl,imx6ull-esaiÂY� ì›ÆXXX"-coreextalfsysspba ›77 rxtx9#Ç Udisabledclock-controller@59c100002fsl,imx8qxp-lpcgÂYÁ= Æ+/�(esai1_lpcg_extal_clkesai1_lpcg_ipg_clk9#ÇgXvpu@2c000000 &,,Â,9#Uokay2nxp,imx8qm-vpumailbox@2d0000002fsl,imx6sx-muÂ- ìØ;9#UokaygYmailbox@2d0200002fsl,imx6sx-muÂ- ìÙ;9#Uokayg\mailbox@2d0400002fsl,imx6sx-muÂ- ìÚ;9#Uokayg_vpu-core@2d080000Â-2nxp,imx8q-vpu-decoder9# tx0tx1rx$"YYYUokayGZ[vpu-core@2d090000Â- 2nxp,imx8q-vpu-encoder9# tx0tx1rx$"\\\UokayG]^vpu-core@2d0a0000Â- 2nxp,imx8q-vpu-encoder9# tx0tx1rx$"___UokayG`abus@53000000 2simple-bus &SSgpu@53100000 2vivante,gcÂS ì@Æ�� -coreshaderh��x%@¾@%@¾@9#�bus@56220000 2simple-busb &V"V"interrupt-controller@56220000&2fsl,imx8qxp-irqsteerfsl,imx-irqsteerÂV" ì;ׯÆc-ipg9#‰Ua gbclock-controller@562230002fsl,imx8qxp-lpcgÂV"0=9#‰Æd�mipi0_lis_lpcg_ipg_clkgcclock-controller@5622300c2fsl,imx8qxp-lpcgÂV"0 =9#ŠÆŠd�*mipi0_pwm_lpcg_clkmipi0_pwm_lpcg_ipg_clkggclock-controller@562230142fsl,imx8qxp-lpcgÂV"0=Æe�mipi0_i2c0_lpcg_ipg_clk9#‹giclock-controller@562230182fsl,imx8qxp-lpcgÂV"0=Æd�mipi0_i2c0_lpcg_ipg_s_clk9#‹geclock-controller@5622301c2fsl,imx8qxp-lpcgÂV"0= Æ‹�mipi0_i2c0_lpcg_clk9#‹ghclock-controller@562230242fsl,imx8qxp-lpcgÂV"0$=Æf�mipi0_i2c1_lpcg_ipg_clk9#Œclock-controller@562230282fsl,imx8qxp-lpcgÂV"0(=Æd�mipi0_i2c1_lpcg_ipg_s_clk9#Œgfclock-controller@5622302c2fsl,imx8qxp-lpcgÂV"0,= ÆŒ�mipi0_i2c1_lpcg_clk9#Œpwm@562240002fsl,imx8qxp-pwmfsl,imx27-pwmÂV"@Ægg-ipgper hŠxn6n9#Š Udisabledi2c@56226000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂV"` ìÆhi-peripghhxn69#‹ Udisabledbus@56240000 2simple-bus &V$V$jclock-controller@562430002fsl,imx8qxp-lpcgÂV$0=lvds0_lis_lpcg_ipg_clk9#�Æk�gnclock-controller@5624300c2fsl,imx8qxp-lpcgÂV$0 =Alvds0_pwm_lpcg_clklvds0_pwm_lpcg_ipg_clklvds0_pwm_lpcg_32k_clk9#ŽÆ k�glclock-controller@562430102fsl,imx8qxp-lpcgÂV$0=,lvds0_i2c0_lpcg_clklvds0_i2c0_lpcg_ipg_clk9#�Æ k�gmpwm@562440002fsl,imx8qxp-pwmfsl,imx27-pwmÂV$@-ipgper hŽxn6n9#Ž UdisabledÆlli2c@56246000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂV$` ì-peripg h�xn69#� UdisabledÆmminterrupt-controller@56240000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂV$ ì9ׯÆn-ipg9# Ua gjclock-controller@562430142fsl,imx8qxp-lpcgÂV$0=Æ k�,lvds0_i2c1_lpcg_clklvds0_i2c1_lpcg_ipg_clk9# goi2c@56247000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂV$pì Æoo-peripg h xn69#  Udisabledbus@57220000 2simple-busp &W"W"interrupt-controller@57220000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂW" ì<ׯÆq-ipg9#�Ua gpclock-controller@572230002fsl,imx8qxp-lpcgÂW"0=Æd�mipi1_lis_lpcg_ipg_clk9#�gqclock-controller@5722300c2fsl,imx8qxp-lpcgÂW"0 =ÆŽd�*mipi1_pwm_lpcg_clkmipi1_pwm_lpcg_ipg_clk9#Žgtclock-controller@5722301c2fsl,imx8qxp-lpcgÂW"0= Æ��mipi1_i2c0_lpcg_clk9#�guclock-controller@572230142fsl,imx8qxp-lpcgÂW"0=Ær�mipi1_i2c0_lpcg_ipg_clk9#�gvclock-controller@572230182fsl,imx8qxp-lpcgÂW"0=Æd�mipi1_i2c0_lpcg_ipg_s_clk9#�grclock-controller@572230242fsl,imx8qxp-lpcgÂW"0$=Æs�mipi1_i2c1_lpcg_ipg_clk9#�clock-controller@572230282fsl,imx8qxp-lpcgÂW"0(=Æd�mipi1_i2c1_lpcg_ipg_s_clk9#�gsclock-controller@5722302c2fsl,imx8qxp-lpcgÂW"0,= Æ��mipi1_i2c1_lpcg_clk9#�pwm@572240002fsl,imx8qxp-pwmfsl,imx27-pwmÂW"@Ætt-ipgper hŽxn6n9#Ž Udisabledi2c@57226000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂW"` ìpÆuv-peripghuxn69#� Udisabledbus@57240000 2simple-busw &W$W$interrupt-controller@57240000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂW$ ì:ׯÆx-ipg9#Ua gwclock-controller@572430002fsl,imx8qxp-lpcgÂW$0=Æk�lvds1_lis_lpcg_ipg_clk9#gxclock-controller@5724300c2fsl,imx8qxp-lpcgÂW$0 =Æk�*lvds1_pwm_lpcg_clklvds1_pwm_lpcg_ipg_clk9#gyclock-controller@572430102fsl,imx8qxp-lpcgÂW$0=Æk�,lvds1_i2c0_lpcg_clklvds1_i2c0_lpcg_ipg_clk9#g{clock-controller@572430142fsl,imx8qxp-lpcgÂW$0=Æk�,lvds1_i2c1_lpcg_clklvds1_i2c1_lpcg_ipg_clk9#g|pwm@572440002fsl,imx8qxp-pwmfsl,imx27-pwmÂW$@Æyy-ipgper hxn6n9#UokayJdefaultXzgi2c@57246000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂW$` ìÆ{{-peripg hxn69# Udisabledi2c@57247000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂW$pì Æ||-peripg hxn69# Udisabledclock-img-ipg 2fixed-clock= ë img_ipg_clkg‡clock-img-pxl 2fixed-clock=#ÃF img_pxl_clkg–bus@58000000 2simple-bus &XXisi@58100000ÂX`ì)*+,-./0@Æ}~€�‚ƒ„(-per0per1per2per3per4per5per6per7@9#y#z#{#|#}#~##€ Udisabled2fsl,imx8qm-isiports port@2Âendpointy…g�port@3Âendpointy†g’irqsteer@58220000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂX"Æ× ì@Ƈ-ipg9#‘Ua gˆgpio@582220002fsl,imx8qm-gpiofsl,imx35-gpioÂX" Æ×쉕ˆ9#‘clock-controller@582230182fsl,imx8qxp-lpcgÂX"0 Æ‘=�csi0_lpcg_core_clk9#yg‰clock-controller@5822301c2fsl,imx8qxp-lpcgÂX"0 Æ‘=�csi0_lpcg_esc_clk9#ygŠi2c@58226000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂX"`ìÆ“‡-peripg h“xn6ˆ9#“ Udisabledcsi@58227000+2fsl,imx8qm-mipi-csi2fsl,imx8qxp-mipi-csi2ÂX"pX"ƉŠ‹ -coreescuih‰Šxu*J¢9#y¥Œ‘ Udisabledports port@0Âport@1Âendpointy�g…irqsteer@58240000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂX$Æ× ìAƇ-ipg9#”Ua gŽgpio@582420002fsl,imx8qm-gpiofsl,imx35-gpioÂX$ Æ×쉕Ž9#”clock-controller@582430182fsl,imx8qxp-lpcgÂX$0 Æ”=�csi1_lpcg_core_clk9#yg�clock-controller@5824301c2fsl,imx8qxp-lpcgÂX$0 Æ”=�csi1_lpcg_esc_clk9#yg�i2c@58246000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂX$`ìÆ–‡-peripg h–xn6Ž9#– Udisabledcsi@58247000+2fsl,imx8qm-mipi-csi2fsl,imx8qxp-mipi-csi2ÂX$pX$Æ��‘ -coreescuih��xu*J¢9#y¥Œ” Udisabledports port@0Âport@1Âendpointy’g†irqsteer@58260000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂX&Æ× ìBÆ"-ipg9#FUa  Udisabledg“clock-controller@582630042fsl,imx8qxp-lpcgÂX&0 ÆF=�pi0_lpcg_ipg_clk9#y Udisabledclock-controller@582630182fsl,imx8qxp-lpcgÂX&0 ÆF=�pi0_lpcg_pxl_clk9#y Udisabledclock-controller@5826301c2fsl,imx8qxp-lpcgÂX&0 ÆF=�pi0_lpcg_misc_clk9#y Udisabledi2c@58266000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂX&`ìÆI‡-peripg hIxn6“9#I Udisabledjpegdec@58400000ÂX@ ì5Æ””h””x ë ëÂ9##�%2nxp,imx8qm-jpgdecnxp,imx8qxp-jpgdecUokayjpegenc@58450000ÂXE ì1Æ••h••x ë ëÂ9##…%2nxp,imx8qm-jpgencnxp,imx8qxp-jpgencUokayclock-controller@585000002fsl,imx8qxp-lpcgÂXPÆ–=�pdma0_lpcg_clk9#yg}clock-controller@585100002fsl,imx8qxp-lpcgÂXQÆ–=�pdma1_lpcg_clk9#zg~clock-controller@585200002fsl,imx8qxp-lpcgÂXRÆ–=�pdma2_lpcg_clk9#{gclock-controller@585300002fsl,imx8qxp-lpcgÂXSÆ–=�pdma3_lpcg_clk9#|g€clock-controller@585400002fsl,imx8qxp-lpcgÂXTÆ–=�pdma4_lpcg_clk9#}g�clock-controller@585500002fsl,imx8qxp-lpcgÂXUÆ–=�pdma5_lpcg_clk9#~g‚clock-controller@585600002fsl,imx8qxp-lpcgÂXVÆ–=�pdma6_lpcg_clk9#gƒclock-controller@585700002fsl,imx8qxp-lpcgÂXWÆ–=�pdma7_lpcg_clk9#€g„clock-controller@585800002fsl,imx8qxp-lpcgÂXXÆ–=�csi0_lpcg_pxl_clk9#‘g‹clock-controller@585900002fsl,imx8qxp-lpcgÂXYÆ–=�csi1_lpcg_pxl_clk9#”g‘clock-controller@585a00002fsl,imx8qxp-lpcgÂXZÆ–=�hdmi_rx_lpcg_pxl_link_clk9#›clock-controller@585d00002fsl,imx8qxp-lpcgÂX]=Ƈ‡�0img_jpeg_dec_lpcg_clkimg_jpeg_dec_lpcg_ipg_clk9#g”clock-controller@585f00002fsl,imx8qxp-lpcgÂX_=Ƈ‡�0img_jpeg_enc_lpcg_clkimg_jpeg_enc_lpcg_ipg_clk9#g•clock-dma-ipg 2fixed-clock=' dma_ipg_clkg§bus@5a000000 2simple-bus &ZZspi@5a0000002fsl,imx7ulp-spiÂZ  ìPÆ——-peripg h5x“‡9#5 ›˜˜ txrxUokayJdefaultX™ ¬šspi@5a0100002fsl,imx7ulp-spiÂZ  ìQÆ››-peripg h6x“‡9#6 ›˜˜ txrx Udisabledspi@5a0200002fsl,imx7ulp-spiÂZ  ìRÆœœ-peripg h7x“‡9#7 ›˜˜ txrxUokayJdefaultX� ¬š spi@5a0300002fsl,imx7ulp-spiÂZ  ìSÆžž-peripg h8x“‡9#8 ›˜˜ txrx Udisabledserial@5a060000ÂZ ìYÆŸŸ -ipgbaud h9xÄ´9#9 rxtx ›˜ ˜ Uokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX serial@5a070000ÂZ ìZÆ¡¡ -ipgbaud h:xÄ´9#: rxtx ›˜˜Uokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¢serial@5a080000ÂZ ì[Æ££ -ipgbaud h;xÄ´9#; rxtx ›˜˜Uokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¤serial@5a090000ÂZ  ì\Æ¥¥ -ipgbaud h<xÄ´9#< rxtx ›˜˜Uokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¦dma-controller@5a1f00002fsl,imx8qm-edmaÂZéôì ¡¢£¤¥¦§²³´µ¶·¸¹º»C°9#@#A#B#C#D#E#F#G#H#I#J#K#L#M#N#O#P#Q#R#S#T#UUokayg˜clock-controller@5a4000002fsl,imx8qxp-lpcgÂZ@=Æ5§� spi0_lpcg_clkspi0_lpcg_ipg_clk9#5g—clock-controller@5a4100002fsl,imx8qxp-lpcgÂZA=Æ6§� spi1_lpcg_clkspi1_lpcg_ipg_clk9#6g›clock-controller@5a4200002fsl,imx8qxp-lpcgÂZB=Æ7§� spi2_lpcg_clkspi2_lpcg_ipg_clk9#7gœclock-controller@5a4300002fsl,imx8qxp-lpcgÂZC=Æ8§� spi3_lpcg_clkspi3_lpcg_ipg_clk9#8gžclock-controller@5a4600002fsl,imx8qxp-lpcgÂZF=Æ9§�'uart0_lpcg_baud_clkuart0_lpcg_ipg_clk9#9gŸclock-controller@5a4700002fsl,imx8qxp-lpcgÂZG=Æ:§�'uart1_lpcg_baud_clkuart1_lpcg_ipg_clk9#:g¡clock-controller@5a4800002fsl,imx8qxp-lpcgÂZH=Æ;§�'uart2_lpcg_baud_clkuart2_lpcg_ipg_clk9#;g£clock-controller@5a4900002fsl,imx8qxp-lpcgÂZI=Æ<§�'uart3_lpcg_baud_clkuart3_lpcg_ipg_clk9#<g¥i2c@5a800000ÂZ€@  ìÜƨ¨-peripg h`xn69#` Udisabled#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2ci2c@5a810000ÂZ�@  ìÝÆ©©-peripg haxn69#aUokay#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultXª† usb-hub@82smsc,usb3503aÂJdefaultX« µ¬Ã ЭÛ}x@ ì­audio-codec@a 2fsl,sgtl5000 ,hEEE®x.à»€Æ®JdefaultX¯Øø°±²gi2c@5a820000ÂZ‚@  ìÞƳ³-peripg hbxn69#bUokay#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultX´† touch@4a2atmel,maxtouchÂJµìJdefaultX¶· ìµ Udisabledrtc@68 2st,m41t0ÂhUokayeeprom@50 2atmel,24c02ÂPi2c@5a830000ÂZƒ@  ìßƸ¸-peripg hcxn69#cUokay#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultX¹† adc@5a8800002nxp,imx8qxp-adc&ÂZˆ ìðƺº-peripg hexn69#eUokayJdefaultX»8±adc@5a8900002nxp,imx8qxp-adc&ÂZ‰ ìñƼ¼-peripg hfxn69#fUokayJdefaultX½8±gcan@5a8d00002fsl,imx8qm-flexcanÂZ� ìëƾ¾-ipgper hixbZ9#iDSUokayJdefaultX¿aÀcan@5a8e00002fsl,imx8qm-flexcanÂZŽ ììÆÁÁ-ipgper hjxbZ9#jDSUokayJdefaultXÂaÃcan@5a8f00002fsl,imx8qm-flexcanÂZ� ìíÆÄÄ-ipgper hkxbZ9#kDS UdisabledJdefaultXÅdma-controller@5a9f00002fsl,imx8qm-edmaÂZŸ!éô x쨩ª«¬­®¯°±P9#l#m#n#o#p#q#r#s#t#uclock-controller@5ac000002fsl,imx8qxp-lpcgÂZÀ=Æ`§� i2c0_lpcg_clki2c0_lpcg_ipg_clk9#`g¨clock-controller@5ac100002fsl,imx8qxp-lpcgÂZÁ=Æa§� i2c1_lpcg_clki2c1_lpcg_ipg_clk9#ag©clock-controller@5ac200002fsl,imx8qxp-lpcgÂZÂ=Æb§� i2c2_lpcg_clki2c2_lpcg_ipg_clk9#bg³clock-controller@5ac300002fsl,imx8qxp-lpcgÂZÃ=Æc§� i2c3_lpcg_clki2c3_lpcg_ipg_clk9#cg¸clock-controller@5ac800002fsl,imx8qxp-lpcgÂZÈ=Æe§� adc0_lpcg_clkadc0_lpcg_ipg_clk9#egºclock-controller@5ac900002fsl,imx8qxp-lpcgÂZÉ=Æf§� adc1_lpcg_clkadc1_lpcg_ipg_clk9#fg¼clock-controller@5acd00002fsl,imx8qxp-lpcgÂZÍ=Æi§§ �5can0_lpcg_pe_clkcan0_lpcg_ipg_clkcan0_lpcg_chi_clk9#ig¾clock-controller@5a4a00002fsl,imx8qxp-lpcgÂZJ=Æ=§�'uart4_lpcg_baud_clkuart4_lpcg_ipg_clk9#=i2c@5a840000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂZ„@ ìXÆÆÆ-peripg hdxn69#d Udisabledclock-controller@5ac400002fsl,imx8qxp-lpcgÂZÄ=Æd§� i2c4_lpcg_clki2c4_lpcg_ipg_clk9#dgÆclock-controller@5ace00002fsl,imx8qxp-lpcgÂZÎ=Æj§§ �5can1_lpcg_pe_clkcan1_lpcg_ipg_clkcan1_lpcg_chi_clk9#jgÁclock-controller@5acf00002fsl,imx8qxp-lpcgÂZÏ=Æk§§ �5can2_lpcg_pe_clkcan2_lpcg_ipg_clkcan2_lpcg_chi_clk9#kgÄclock-conn-axi 2fixed-clock=ÞCU conn_axi_clkgçclock-conn-ahb 2fixed-clock= ï!ª conn_ahb_clkgèclock-conn-ipg 2fixed-clock=÷�Õ conn_ipg_clkgæclock-conn-bch 2fixed-clock=ׄ conn_bch_clkbus@5b000000 2simple-bus &[[usb@5b0d0000-2fsl,imx7ulp-usbfsl,imx6ul-usbfsl,imx27-usbÂ[  ì pÇ{ÈÆÉ‡˜¬9#UokayJdefaultXÊÀÌØðusbmisc@5b0d020082fsl,imx7ulp-usbmiscfsl,imx7d-usbmiscfsl,imx6q-usbmiscÂ[ gÈusbphy@5b100000%2fsl,imx8qm-usbphyfsl,imx7ulp-usbphyÂ[ÆÉ9#UokayËgÇmmc@5b010000 ìèÂ[ÆÌÌÌ -ipgahbper høxׄ9#ø*?Uokay32fsl,imx8qm-usdhcfsl,imx8qxp-usdhcfsl,imx7d-usdhc OÍ€"Jdefaultstate_100mhzstate_200mhzXÎVÏ`Ðjtmmc@5b020000 ìéÂ[ÆÑÑÑ -ipgahbper hùx ëÂ9#ù*?Uokay32fsl,imx8qm-usdhcfsl,imx8qxp-usdhcfsl,imx7d-usdhc OÍ€(Jdefaultstate_100mhzstate_200mhzsleepXÒÓVÔÓ`ÕÓ‚Ö×j ŒØ •¨Ùmmc@5b030000 ìêÂ[ÆÚÚÚ -ipgahbper húx ëÂ9#ú*? Udisabled32fsl,imx8qm-usdhcfsl,imx8qxp-usdhcfsl,imx7d-usdhc OÍ€"Jdefaultstate_100mhzstate_200mhzXÛÜVÝÜ`ÞÜj Œµ ´ethernet@5b040000Â[0ì(Æßßß ßß'-ipgahbenet_clk_refptpenet_2x_txclkhûûxæ²€sY@½Ï9#ûUokay2fsl,imx8qm-fecfsl,imx6sx-fec OÍ€JdefaultsleepXàVááòâ ýrgmii-idmdio ethernet-phy@72ethernet-phy-ieee802.3-c22­ì& ì­ gâethernet@5b050000Â[0ì(Æããã ãß'-ipgahbenet_clk_refptpenet_2x_txclkhüüxæ²€sY@½Ï9#ü Udisabled2fsl,imx8qm-fecfsl,imx6sx-fec OÍ€usb@5b1100002fsl,imx8qm-usb3Â[ &(Æäääää-lpmbusaclkipgcore hxæ²€9#Uokayusb@5b120000 2cdns,usb3Â[[[ 8otgxhcidev0ìBhostperipheralotgwakeupRåWcdns3,usb3-phyaUokayxhostusb-phy@5b1600002nxp,salvo-phyÂ[Æä-salvo_phy_clk9#€Uokaygåclock-controller@5b2000002fsl,imx8qxp-lpcgÂ[ =Æøæç �9sdhc0_lpcg_per_clksdhc0_lpcg_ipg_clksdhc0_lpcg_ahb_clk9#øgÌclock-controller@5b2100002fsl,imx8qxp-lpcgÂ[!=Æùæç �9sdhc1_lpcg_per_clksdhc1_lpcg_ipg_clksdhc1_lpcg_ahb_clk9#ùgÑclock-controller@5b2200002fsl,imx8qxp-lpcgÂ["=Æúæç �9sdhc2_lpcg_per_clksdhc2_lpcg_ipg_clksdhc2_lpcg_ahb_clk9#úgÚclock-controller@5b2300002fsl,imx8qxp-lpcgÂ[#=0Æûûçûææ� …enet0_lpcg_timer_clkenet0_lpcg_txc_sampling_clkenet0_lpcg_ahb_clkenet0_lpcg_rgmii_txc_clkenet0_lpcg_ipg_clkenet0_lpcg_ipg_s_clk9#ûgßclock-controller@5b2400002fsl,imx8qxp-lpcgÂ[$=0Æüüçüææ� …enet1_lpcg_timer_clkenet1_lpcg_txc_sampling_clkenet1_lpcg_ahb_clkenet1_lpcg_rgmii_txc_clkenet1_lpcg_ipg_clkenet1_lpcg_ipg_s_clk9#ügãclock-controller@5b2700002fsl,imx8qxp-lpcgÂ['=Æèæ�"usboh3_ahb_clkusboh3_phy_ipg_clk9#gÉclock-controller@5b2800002fsl,imx8qxp-lpcgÂ[(=�0ÆæææMusb3_app_clkusb3_lpm_clkusb3_ipg_clkusb3_core_pclkusb3_phy_clkusb3_aclk9#gäclock-controller@5b2900002fsl,imx8qxp-lpcgÂ[)= Æ  çç�'gpmi_bchgpmi_iogpmi_apbgpmi_bch_apb9# gêclock-controller@5b2900042fsl,imx8qxp-lpcgÂ[)=Æç� apbhdma_hclk9# gédma-controller@5b810000(2fsl,imx8qxp-dma-apbhfsl,imx28-dma-apbhÂ[� 0ìéôÆé9# gënand-controller@5b8120002fsl,imx8qxp-gpmi-nandÂ[� [�@ 8gpmi-nandbch  ìBbch Æêêêê'-gpmi_iogpmi_apbgpmi_bchgpmi_bch_apb›ë rx-tx9#  h xúð€ Udisabledbus@5c000000 2simple-bus &\\ddr-pmu@5c020000$2fsl,imx8qm-ddr-pmufsl,imx8-ddr-pmuÂ\ ì‚ddr-pmu@5c120000$2fsl,imx8qm-ddr-pmufsl,imx8-ddr-pmuÂ\ ìƒclock-lsio-bus 2fixed-clock=õá lsio_bus_clkgöbus@5d000000 2simple-bus  &]]pwm@5d0000002fsl,imx27-pwmÂ]-ipgperÆìì h¿xn6n ì^UokayJdefaultXípwm@5d0100002fsl,imx27-pwmÂ]-ipgperÆîî hÀxn6n ì_UokayJdefaultXïpwm@5d0200002fsl,imx27-pwmÂ]-ipgperÆðð hÁxn6n ì`UokayJdefaultXñpwm@5d0300002fsl,imx27-pwmÂ]-ipgperÆòò hÂxn6n ìaUokayJdefaultXógpio@5d080000Â] 숕‰×Æ9#Ç2fsl,imx8qm-gpiofsl,imx35-gpio0‹ôôô$þ—MXM3_279MXM3_277MXM3_135MXM3_203MXM3_201MXM3_275MXM3_110MXM3_120MXM3_1/GPIO1MXM3_3/GPIO2MXM3_124MXM3_122MXM3_5/GPIO3MXM3_7/GPIO4MXM3_4MXM3_211MXM3_209MXM3_2MXM3_136MXM3_134MXM3_6MXM3_8MXM3_112MXM3_118MXM3_114MXM3_116MXM3_26g¬gpio@5d090000Â]  쉕‰×Æ9#È2fsl,imx8qm-gpiofsl,imx35-gpio@‹ô(ô2 ô?ôH}—MXM3_286MXM3_87MXM3_99MXM3_138MXM3_140MXM3_239MXM3_281MXM3_283MXM3_126MXM3_132MXM3_173MXM3_175MXM3_123g­hdmi-ctrl-hogJdefaultXõ§¯°CONNECTOR_IS_HDMIºgpio@5d0a0000Â]  슕‰×Æ9#É2fsl,imx8qm-gpiofsl,imx35-gpio0‹ôPôUôh ®—MXM3_198MXM3_35MXM3_164MXM3_217MXM3_215MXM3_193MXM3_194MXM3_37MXM3_271MXM3_273MXM3_195MXM3_197MXM3_177MXM3_179MXM3_181MXM3_183MXM3_185MXM3_187gØgpio@5d0b0000Â]  ì‹•‰×Æ9#Ê2fsl,imx8qm-gpiofsl,imx35-gpioÀ‹ôrôuô�ôŒô‹ôŠô‰ôˆô‡ô†ôŽô’þ—MXM3_191MXM3_221MXM3_225MXM3_223MXM3_227MXM3_200MXM3_235MXM3_231MXM3_229MXM3_233MXM3_204MXM3_196MXM3_202MXM3_305MXM3_307MXM3_309MXM3_311MXM3_315MXM3_317MXM3_319MXM3_321MXM3_15/GPIO7MXM3_63MXM3_17/GPIO8MXM3_12MXM3_14MXM3_16gšgpio@5d0c0000Â]  쌕‰×Æ9#Ë2fsl,imx8qm-gpiofsl,imx35-gpio`‹ô•ô™ôžô ¥ô¬ôƺ—MXM3_18MXM3_11/GPIO5MXM3_13/GPIO6MXM3_274MXM3_84MXM3_262MXM3_96MXM3_190MXM3_269MXM3_251MXM3_253MXM3_295MXM3_299MXM3_301MXM3_297MXM3_293MXM3_291MXM3_289MXM3_287gµgpio@5d0d0000Â]  ì�•‰×Æ9#Ì2fsl,imx8qm-gpiofsl,imx35-gpio€‹ôËôÍôÒ ôßôãôæôìôó/—gpio5-00gpio5-01gpio5-02gpio5-03gpio5-04gpio5-05gpio5-06gpio5-07gpio5-08gpio5-09gpio5-10gpio5-11gpio5-12gpio5-13gpio5-14gpio5-15gpio5-16gpio5-17gpio5-18gpio5-19LED-5-GREENLED-5-REDgpio5-22gpio5-23gpio5-24UART24-FORCEOFFgpio5-26LED-4-GREENgpio5-28LED-4-REDgpio5-30gpio5-31gÿgpio@5d0e0000Â] 쎕‰×Æ9#Í2fsl,imx8qm-gpiofsl,imx35-gpio ‹ôõ ô  v—MXM3_261MXM3_263MXM3_259MXM3_257MXM3_255MXM3_128MXM3_130MXM3_265MXM3_249MXM3_247MXM3_245MXM3_243gpio@5d0f0000Â] ì�•‰×Æ9#Î2fsl,imx8qm-gpiofsl,imx35-gpiospi@5d120000 2nxp,imx8qxp-fspiÂ]8fspi_basefspi_mmap ì\Æíí -fspi_enfspi9#í Udisabledmailbox@5d1b0000Â] ì°; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d1c0000Â] ì±;,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mug mailbox@5d1d0000Â] ì²; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d1e0000Â] ì³; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d1f0000Â] ì´; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d200000Â]  ì¸;9#Ú Udisabled2fsl,imx8qm-mufsl,imx6sx-mumailbox@5d210000Â]! ì¹;9#Û Udisabled2fsl,imx8qm-mufsl,imx6sx-mumailbox@5d280000Â]( ìÀ;9#â2fsl,imx8qm-mufsl,imx6sx-mug$clock-controller@5d4000002fsl,imx8qxp-lpcgÂ]@=4Æ¿¿¿ö¿�hpwm0_lpcg_ipg_clkpwm0_lpcg_ipg_hf_clkpwm0_lpcg_ipg_s_clkpwm0_lpcg_ipg_slv_clkpwm0_lpcg_ipg_mstr_clk9#¿gìclock-controller@5d4100002fsl,imx8qxp-lpcgÂ]A=4ÆÀÀÀöÀ�hpwm1_lpcg_ipg_clkpwm1_lpcg_ipg_hf_clkpwm1_lpcg_ipg_s_clkpwm1_lpcg_ipg_slv_clkpwm1_lpcg_ipg_mstr_clk9#Àgîclock-controller@5d4200002fsl,imx8qxp-lpcgÂ]B=4ÆÁÁÁöÁ�hpwm2_lpcg_ipg_clkpwm2_lpcg_ipg_hf_clkpwm2_lpcg_ipg_s_clkpwm2_lpcg_ipg_slv_clkpwm2_lpcg_ipg_mstr_clk9#Ágðclock-controller@5d4300002fsl,imx8qxp-lpcgÂ]C=4ÆÂÂÂöÂ�hpwm3_lpcg_ipg_clkpwm3_lpcg_ipg_hf_clkpwm3_lpcg_ipg_s_clkpwm3_lpcg_ipg_slv_clkpwm3_lpcg_ipg_mstr_clk9#Âgòclock-controller@5d4400002fsl,imx8qxp-lpcgÂ]D=4ÆÃÃÃöÃ�hpwm4_lpcg_ipg_clkpwm4_lpcg_ipg_hf_clkpwm4_lpcg_ipg_s_clkpwm4_lpcg_ipg_slv_clkpwm4_lpcg_ipg_mstr_clk9#Ãclock-controller@5d4500002fsl,imx8qxp-lpcgÂ]E=4ÆÄÄÄöÄ�hpwm5_lpcg_ipg_clkpwm5_lpcg_ipg_hf_clkpwm5_lpcg_ipg_s_clkpwm5_lpcg_ipg_slv_clkpwm5_lpcg_ipg_mstr_clk9#Äclock-controller@5d4600002fsl,imx8qxp-lpcgÂ]F=4ÆÅÅÅöÅ�hpwm6_lpcg_ipg_clkpwm6_lpcg_ipg_hf_clkpwm6_lpcg_ipg_s_clkpwm6_lpcg_ipg_slv_clkpwm6_lpcg_ipg_mstr_clk9#Åclock-controller@5d4700002fsl,imx8qxp-lpcgÂ]G=4ÆÆÆÆöÆ�hpwm7_lpcg_ipg_clkpwm7_lpcg_ipg_hf_clkpwm7_lpcg_ipg_s_clkpwm7_lpcg_ipg_slv_clkpwm7_lpcg_ipg_mstr_clk9#Æclock-hsio-axi 2fixed-clock=ׄ hsio_axi_clkgclock-hsio-per 2fixed-clock=ò�U hsio_per_clkgclock-hsio-refa2gpio-gate-clockÆ÷= Ƶ JdefaultXøgùclock-hsio-refb2gpio-gate-clockÆù= ÆØ JdefaultXúgclock-xtal100m 2fixed-clock=õá xtal_100MHzg÷bus@5f000000 2simple-bus0&__@`€p Ó€€€pcie@5f0100002fsl,imx8q-pcieÂ_�ð 8dbiconfig0&��ø‚€€ðÆìfhBmsidma Æûûû -dbimstrslvÞÿ¶pci€èijklö 9#© UokayJdefaultXüýRþ Wpcie-phy 3ÿpcie-ep@5f0100002fsl,imx8q-pcie-epÂ_€8dbiaddr_space  ìhBdmaÆûûû -dbimstrslv9#© >M Udisabledclock-controller@5f0600002fsl,imx8qxp-lpcgÂ_ Æ= �Fhsio_pcieb_mstr_axi_clkhsio_pcieb_slv_axi_clkhsio_pcieb_dbi_axi_clk9#©gûclock-controller@5f0b00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_phyx1_per_clk9#«g clock-controller@5f0d00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_pcieb_per_clk9#©g clock-controller@5f0f00002fsl,imx8qxp-lpcgÂ_Æ=�hsio_misc_per_clk9#¬gpcie@5f0000002fsl,imx8q-pcieÂ_Oð 8dbiconfig0&�Oø‚@@ðÆ ìFBmsi Æ -dbimstrslvÞÿ¶pci€èIJKLö 9#˜ UokayJdefaultXRþ Wpcie-phy 3¬\pcie-ep@5f0000002fsl,imx8q-pcie-epÂ_@8dbiaddr_space  ìHBdmaÆ -dbimstrslv9#˜ >M Udisabledsata@5f0200002fsl,imx8qm-ahciÂ_ ìXÆ-satasata_refWsata-phycali-phy0cali-phy19#ª0RþþþUokayclock-controller@5f0500002fsl,imx8qxp-lpcgÂ_ Æ= �Fhsio_pciea_mstr_axi_clkhsio_pciea_slv_axi_clkhsio_pciea_dbi_axi_clk9#˜gclock-controller@5f0700002fsl,imx8qxp-lpcgÂ_Æ=�hsio_sata_clk9#ªgclock-controller@5f0800002fsl,imx8qxp-lpcgÂ_Æùù=�Lhsio_phyx2_pclk_0hsio_phyx2_pclk_1hsio_phyx2_apbclk_0hsio_phyx2_apbclk_19#™gclock-controller@5f0900002fsl,imx8qxp-lpcgÂ_ Æù=�Qhsio_phyx1_pclkhsio_phyx1_epcs_tx_clkhsio_phyx1_epcs_rx_clkhsio_phyx1_apb_clk9#«g clock-controller@5f0a00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_phyx2_per_clk9#™g clock-controller@5f0c00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_pciea_per_clk9#˜g clock-controller@5f0e00002fsl,imx8qxp-lpcgÂ_Æ=�hsio_sata_per_clk9#ªgphy@5f1800002fsl,imx8qm-hsio Â____8regphyctrlmiscpÆ        v-pclk0pclk1apb_pclk0apb_pclk1pclk2epcs_txepcs_rxapb_pclk2phy0_crrphy1_crrctl0_crrctl1_crrctl2_crrmisc_crr€9#™#«Uokayipciea-pcieb-satavinputgþchosenŠ/bus@5a000000/serial@5a070000backlight2pwm-backlightJdefaultX –-?XwžËÿ¨ Æ­Áe¹« Udisabledgpio-fan 2gpio-fanJdefaultX ¯šÆ ¸regulator-ext-rgmii2regulator-fixed9# Ù2Z ñ2Z  VDD_EXT_RGMII (LDO1)regulator-state-mem regulator-module-3v32regulator-fixedÙ2Z ñ2Z  +V3.3g²regulator-module-3v3-avdd2regulator-fixedÙ2Z ñ2Z  +V3.3_AUDIOg°regulator-module-wifi2regulator-fixedJdefaultX 9­ 1 D Wi-Fi_POWER_DOWN Xdregulator-pcie-switch2regulator-fixedJdefaultX 9š 1Ùw@ñw@ pcie_switch X† gregulator-usb-host-vbus2regulator-fixedJdefaultX 9µ 1 DÙLK@ñLK@ VCC_USBH(2|4)regulator-usb-hsic2regulator-fixedÙ-ÆÀñ-ÆÀ usb-hsic-dummyregulator-usb-hsic12regulator-fixedÙ-ÆÀñ-ÆÀ usb-phy-dummygËregulator-vref-1v82regulator-fixed +V1.8ñw@Ùw@g±reserved-memory &decoder-boot@84000000„ igZencoder1-boot@86000000†  ig]encoder2-boot@86200000†  ig`m4@88000000ˆ irpmsg@90200000Â�  ivdevbuffer@904000002shared-dma-poolÂ�@ idecoder-rpc@92000000Â’  ig[dsp@92400000Â’@ iencoder1-rpc@94400000”@p ig^encoder2-rpc@94b00000”°p igalinux,cma2shared-dma-pool pÀ< } �ã<sound2simple-audio-card ˜ ºi2s Ó òapalis-imx8qmsimple-audio-card,cpu simple-audio-card,codec gsound-spdif2fsl,imx-audio-spdif ,imx-spdif  $ -touchscreen2toradex,vf50-touchscreenšì JidledefaultXV½ 7 CÈ XØ aØ jØ sØ Udisabledleds 2gpio-ledsJdefaultXled-1 | ‚off �status ™ ¯ÿled-2 | ‚off �status ™ ¯ÿled-3 | ‚off �status ™ ¯ÿled-4 | ‚off �status ™ ¯ÿregulator-3v3-vmmc2regulator-fixedJdefaultX 9ÿ 1Ù2Z ñ2Z  3v3_vmmcgÙregulator-can1-supply2regulator-fixedJdefaultX 9ÿ 1 can1_supply XègÀregulator-can2-supply2regulator-fixedJdefaultX 9Ø 1 can2_supply Xègà interrupt-parent#address-cells#size-cellsmodelcompatiblemmc0mmc1mmc2serial0serial1serial2serial3spi0spi1spi2spi3vpu-core0vpu-core1vpu-core2ethernet0rtc0rtc1cpudevice_typeregclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2#cooling-cellsphandlecache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspend#interrupt-cellsinterrupt-controllerinterrupts#global-interrupts#iommu-cellsmbox-namesmboxes#power-domain-cells#clock-cellspinctrl-namespinctrl-0fsl,pins#reset-cellsread-only#thermal-sensor-cellstimeout-secpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceclock-frequencyclock-output-namesrangesclock-namespower-domainsfirmware-namestatusfsl,sec-eraassigned-clocksassigned-clock-ratesclock-indicesdmasdma-namesfsl,asrc-ratefsl,asrc-widthfsl,asrc-clk-map#sound-dai-cells#dma-cellsdma-channelsdma-channel-maskdaisfsl,datalineassigned-clock-parents#mbox-cellsmemory-regionfsl,channelfsl,num-irqs#pwm-cellsremote-endpoint#gpio-cellsgpio-controllerresetscs-gpiosconnect-gpiosinitial-modeintn-gpiosrefclk-frequencyreset-gpiosVDDA-supplyVDDD-supplyVDDIO-supplypagesize#io-channel-cellsvref-supplyfsl,clk-sourcefsl,scu-indexxceiver-supplyfsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordadp-disablehnp-disableover-current-active-lowpower-active-highsrp-disable#index-cellsphy-3p0-supplyfsl,tuning-start-tapfsl,tuning-stepiommuspinctrl-1pinctrl-2bus-widthnon-removablepinctrl-3cd-gpioscap-power-off-cardvmmc-supplyno-1-8-vfsl,num-tx-queuesfsl,num-rx-queuesfsl,magic-packetphy-handlephy-modemicrel,led-modereset-assert-usreset-deassert-usreg-namesinterrupt-namesphysphy-namescdns,on-chip-buff-sizedr_mode#phy-cellsgpio-rangesgpio-line-namesgpio-hogline-nameoutput-highenable-gpiosdma-rangesbus-rangeinterrupt-mapinterrupt-map-masknum-lanesnum-viewportfsl,max-link-speedreset-gpionum-ib-windowsnum-ob-windowsvpcie-supplyfsl,hsio-cfgfsl,refclk-pad-modestdout-pathbrightness-levelsdefault-brightness-levelpwmsgpio-fan,speed-mapregulator-max-microvoltregulator-min-microvoltregulator-nameregulator-off-in-suspendenable-active-highregulator-always-onstartup-delay-usno-mapalloc-rangeslinux,cma-defaultreusablesimple-audio-card,bitclock-mastersimple-audio-card,formatsimple-audio-card,frame-mastersimple-audio-card,namesound-daispdif-controllerspdif-inspdif-outio-channelsvf50-ts-min-pressurexp-gpiosxm-gpiosyp-gpiosym-gpioscolordefault-statefunctionfunction-enumerator