Ð þíý8ð¤( yðl ,radxa,rock3arockchip,rk35687Radxa ROCK 3Aaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe310000ì/mmc@fe2b0000ñ/mmc@fe000000cpus cpu@0öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@100öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@200öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@300öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² l3-cache,cacheºÆ,9@K²display-subsystem,rockchip,display-subsystemÔfirmwarescmi ,arm,scmi-smcÚ‚å protocol@14ë²hdmi-sound,simple-audio-cardøHDMIi2s(Bokaysimple-audio-card,codecIsimple-audio-card,cpuI pmu,arm,cortex-a55-pmu0Säåæç^ psci ,arm,psci-1.0#smcreserved-memory qshmem@10f000,arm,scmi-shmemðx²timer,arm,armv8-timer0S   xin24m ,fixed-clock–n6¦xin24më²xin32k ,fixed-clock–€¦xin32k¹Ãdefaultësata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@›œ�Ñsatapmaliverxoob S_Ý âsata-phyìþ Bdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€ ¡¢Ñsatapmaliverxoob S`Ý âsata-phyìþ Bdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@ S©¦§¥Ñref_clksuspend_clkbus_clk otg utmi_wideþ”$Bokay Ýâusb2-phyusb3-phy=usb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@ Sª©ª¨Ñref_clksuspend_clkbus_clk host Ýâusb2-phyusb3-phy utmi_wideþ•$Bokayinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF S DYjýAt(q ޲msi-controller@fd440000,arm,gic-v3-itsýDŽž²jusb@fd800000 ,generic-ehciý€ S‚½¾¼ÝâusbBokayusb@fd840000 ,generic-ohciý„ Sƒ½¾¼ÝâusbBokayusb@fd880000 ,generic-ehciýˆ S…¿À¼ÝâusbBokayusb@fd8c0000 ,generic-ohciýŒ S†¿À¼ÝâusbBokaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdý²hio-domains&,rockchip,rk3568-pmu-io-voltage-domainBokay©·ÅÓáïý syscon@fdc50000ýÅ ,rockchip,rk3568-pipe-grfsyscon²·syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýƲ syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýȲ¸syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýɲ¹syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€²ºsyscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€²½clock-controller@fdd00000,rockchip,rk3568-pmucruýÐë'²clock-controller@fdd20000,rockchip,rk3568-cruýÒÑxin24më'4 D€G†Œ ëÂYp ²i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ S.- Ñi2cpclk¹!Ãdefault Bokayregulator@1c ,tcs,tcs4525}švdd_cpu©½Ï 5çŒ0ÿü"²regulator-state-mempmic@20,rockchip,rk809 #S4HY–ëÑmclkHÃdefault¹$%8Pa&m&y&…&‘&�&©&µ&Á&ͲÙregulatorsDCDC_REG1 švdd_logic©½ÛÏ¡ ç™pÿqregulator-state-memDCDC_REG2švdd_gpu©ÛÏ¡ ç™pÿq²Hregulator-state-memDCDC_REG3švcc_ddr©½Ûregulator-state-memòDCDC_REG4švdd_npuÛÏ¡ ç™pÿqregulator-state-memDCDC_REG5švcc_1v8©½Ïw@çw@²regulator-state-memLDO_REG1švdda0v9_imageÏ » ç » ²dregulator-state-memLDO_REG2 švdda_0v9©½Ï » ç » regulator-state-memLDO_REG3 švdda0v9_pmu©½Ï » ç » regulator-state-memò » LDO_REG4 švccio_acodec©Ï2Z ç2Z ²regulator-state-memLDO_REG5 švccio_sdÏw@ç2Z ²regulator-state-memLDO_REG6 švcc3v3_pmu©½Ï2Z ç2Z ²regulator-state-memò 2Z LDO_REG7 švcca_1v8©½Ïw@çw@²ªregulator-state-memLDO_REG8 švcca1v8_pmu©½Ïw@çw@regulator-state-memò w@LDO_REG9švcca1v8_imageÏw@çw@²eregulator-state-memSWITCH_REG1švcc_3v3©½²regulator-state-memSWITCH_REG2 švcc3v3_sd²qregulator-state-memeeprom@50,belling,bl24c16aatmel,24c16P&/9serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ St ,Ñbaudclkapb_pclkD''¹(ÃdefaultIV Bdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ñpwmpclk¹)Ãdefault` Bdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ñpwmpclk¹*Ãdefault` Bdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 Ñpwmpclk¹+Ãdefault` Bdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0 0 Ñpwmpclk¹,Ãdefault` Bdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controllerk ²power-domain@7-kpower-domain@8ÌÍ ./0kpower-domain@9 ÚÛÜ 123kpower-domain@10 ñò456789kpower-domain@11 í:kpower-domain@13 ;kpower-domain@14 <=>kpower-domain@15 ?@ABCDEFkgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$S()' †jobmmugpuÑgpubus þBokay“G–H²§video-codec@fdea0400,rockchip,rk3568-vpuýê S‹†vdpuîï Ñaclkhclk¢Iþ iommu@fdea0800,rockchip,rk3568-iommuýê@ SŠ Ñaclkifaceîïþ ©²Irga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýë€ SZóôõÑaclkhclksclk&$% ¶coreaxiahbþ video-codec@fdee0000,rockchip,rk3568-vepuýî S@ýþ Ñaclkhclk¢Jþ iommu@fdee0800,rockchip,rk3568-iommuýî@ S?ýþ Ñaclkifaceþ ©²Jvideo-capture@fdfe0000,rockchip,rk3568-vicapýþ S’4ÐDᣠÎÏÐÑÑaclkhclkdclkiclk¢Kþ(÷øùûú¶arsthrstdrstprstirstp  Bdisabledports port@0port@1iommu@fdfe0800,rockchip,rk3568-iommuýþ S’ÎÏ Ñaclkiface©þ Bdisabled²Kmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@ Sd ÁÂŽ�Ñbiuciuciu-driveciu-sampleÝèðÑ€ë¶resetBokayö )?LJÃdefault ¹MNOXer�&™ethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþS †macirqeth_wake_irq@†‰‰ÇÃĉÈWÑstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì ¶stmmacethp ¦P¶ÇQÚRíBokay4‰† Y‡SöinputT rgmii-idÃdefault¹UVWXYZmdio,snps,dwmac-mdio ethernet-phy@0,ethernet-phy-ieee802.3-c22Ãdefault¹["N 2†  D\²Tstmmac-axi-configPZj²Prx-queues-configz²Qqueue0tx-queues-config�²Rqueue0vop@fe040000 þ0þ@¦vopgamma-lut S”(ÝÞßàá%Ñaclkhclkdclk_vp0dclk_vp1dclk_vp2¢]þ p Bokay,rockchip,rk3568-vop4ßàYports ²port@0 endpoint@2°^²fport@1 port@2 iommu@fe043e00,rockchip,rk3568-iommu þ>þ? S”ÝÞ Ñaclkiface©þ Bokay²]dsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ SDÑpclkèâdphyÝ_þ ¶apbp  Bdisabledports port@0port@1dsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ SEÑpclkéâdphyÝ`þ ¶apbp  Bdisabledports port@0port@1hdmi@fe0a0000,rockchip,rk3568-dw-hdmiþ  S-(æç“(ÚÑiahbisfrcecrefÃdefault ¹abcþ Ip PBokayÀdÐe²ports port@0endpoint°f²^port@1endpoint°g²Öqos@fe128000,rockchip,rk3568-qossysconþ€ ²-qos@fe138080,rockchip,rk3568-qossysconþ€€ ²<qos@fe138100,rockchip,rk3568-qossysconþ� ²=qos@fe138180,rockchip,rk3568-qossysconþ�€ ²>qos@fe148000,rockchip,rk3568-qossysconþ€ ².qos@fe148080,rockchip,rk3568-qossysconþ€€ ²/qos@fe148100,rockchip,rk3568-qossysconþ� ²0qos@fe150000,rockchip,rk3568-qossysconþ ²:qos@fe158000,rockchip,rk3568-qossysconþ€ ²4qos@fe158100,rockchip,rk3568-qossysconþ� ²5qos@fe158180,rockchip,rk3568-qossysconþ�€ ²6qos@fe158200,rockchip,rk3568-qossysconþ‚ ²7qos@fe158280,rockchip,rk3568-qossysconþ‚€ ²8qos@fe158300,rockchip,rk3568-qossysconþƒ ²9qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ ²?qos@fe190280,rockchip,rk3568-qossysconþ€ ²Cqos@fe190300,rockchip,rk3568-qossysconþ ²Dqos@fe190380,rockchip,rk3568-qossysconþ€ ²Eqos@fe190400,rockchip,rk3568-qossysconþ ²Fqos@fe198000,rockchip,rk3568-qossysconþ€ ²;qos@fe1a8000,rockchip,rk3568-qossysconþ€ ²1qos@fe1a8080,rockchip,rk3568-qossysconþ€€ ²2qos@fe1a8100,rockchip,rk3568-qossysconþ� ²3dfi@fe230000,rockchip,rk3568-dfiþ# S àhpcie@fe260000,rockchip,rk3568-pcie0À@þ&ô¦dbiapbconfig<SKJIHG†syspmcmsglegacyerrí(�‚ƒ„…$Ñaclk_mstaclk_slvaclk_dbipclkauxöpciY÷` iiii  ) 8 G Vj ^Ý âpcie-phyþTqôôô ô à@¡¶pipe BokayÃdefault¹k D\ hllegacy-interrupt-controllerYD SH²immc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@ Sb °±Š‹Ñbiuciuciu-driveciu-sampleÝèðÑ€Ô¶resetBokayö  x#Ãdefault¹mnopr�q™mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@ Sc ²³Œ�Ñbiuciuciu-driveciu-sampleÝèðÑ€Ö¶reset Bdisabledspi@fe300000 ,rockchip,sfcþ0@ SexvÑclk_sfchclk_sfc¹rÃdefaultBokay flash@0,jedec,spi-nor �2ê “ ¤mmc@fe310000,rockchip,rk3568-dwcmshcþ1 S4{}D ëÂn6(|zy{}ÑcorebusaxiblocktimerBokayöè ëÂJÃdefault¹stuv�™rng@fe388000,rockchip,rk3568-rngþ8€@po ÑcoreahbmBokayi2s@fe400000,rockchip,rk3568-i2s-tdmþ@ S44=ADFÏqFÏq?C9Ñmclk_txmclk_rxhclkDw µtxPQ ¶tx-mrx-mp PBokay² i2s@fe410000,rockchip,rk3568-i2s-tdmþA S54EIDFÏqFÏqGK:Ñmclk_txmclk_rxhclkDww µrxtxRS ¶tx-mrx-mp Ãdefault¹xyz{PBokay ¿²Øi2s@fe420000,rockchip,rk3568-i2s-tdmþB S64MDFÏqOO;Ñmclk_txmclk_rxhclkDww µtxrxT¶tx-mp Ãdefault¹|}~PBokay ¿i2s@fe430000,rockchip,rk3568-i2s-tdmþC S7SW<Ñmclk_txmclk_rxhclkDww µtxrxUV ¶tx-mrx-mp P Bdisabledpdm@fe440000,rockchip,rk3568-pdmþD SLZYÑpdm_clkpdm_hclkDw  µrx¹€�‚ƒ„…ÃdefaultX¶pdm-mP Bdisabledspdif@fe460000,rockchip,rk3568-spdifþF Sf Ñmclkhclk_\Dw µtxÃdefault¹†P Bdisableddma-controller@fe530000,arm,pl330arm,primecellþS@S  Ú  Ñapb_pclk ñ²'dma-controller@fe550000,arm,pl330arm,primecellþU@S Ú  Ñapb_pclk ñ²wi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ S/HG Ñi2cpclk¹‡Ãdefault  Bdisabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[ S0JI Ñi2cpclk¹ˆÃdefault  Bdisabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\ S1LK Ñi2cpclk¹‰Ãdefault  Bdisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ] S2NM Ñi2cpclk¹ŠÃdefault  Bdisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^ S3PO Ñi2cpclk¹‹Ãdefault Bokayrtc@51,haoyu,hym8563Q#Së ¦rtcic_32koutÃdefault¹ŒÍwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ` S• Ñtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa SgRQÑspiclkapb_pclkD'' µtxrxÃdefault ¹�Ž�  Bdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb ShTSÑspiclkapb_pclkD'' µtxrxÃdefault ¹�‘’  Bdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc SiVUÑspiclkapb_pclkD'' µtxrxÃdefault ¹“”•  Bdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd SjXWÑspiclkapb_pclkD'' µtxrxÃdefault ¹–—˜  Bdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe SuÑbaudclkapb_pclkD'' ¹™š›ÃdefaultIVBokay üserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf Sv# Ñbaudclkapb_pclkD''¹œÃdefaultIVBokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg Sw'$Ñbaudclkapb_pclkD''¹�ÃdefaultIV Bdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh Sx+(Ñbaudclkapb_pclkD'' ¹žÃdefaultIV Bdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi Sy/,Ñbaudclkapb_pclkD' ' ¹ŸÃdefaultIV Bdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj Sz30Ñbaudclkapb_pclkD' ' ¹ ÃdefaultIV Bdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk S{74Ñbaudclkapb_pclkD''¹¡ÃdefaultIV Bdisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl S|;8Ñbaudclkapb_pclkD''¹¢ÃdefaultIV Bdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm S}?<Ñbaudclkapb_pclkD''¹£ÃdefaultIV Bdisabledthermal-zonescpu-thermal d "è 0¤tripscpu_alert0 @p LÐýpassive²¥cpu_alert1 @$ø LÐýpassivecpu_crit @s LÐ ýcriticalcooling-mapsmap0 W¥0 \ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal  "è 0¤tripsgpu-threshold @p LÐýpassivegpu-target @$ø LÐýpassive²¦gpu-crit @s LÐ ýcriticalcooling-mapsmap0 W¦ \§ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq Ss4Df@ ®`Ñtsadcapb_pclk�‚×p  ksÃdefaultsleep¹¨ ‚© ŒBokay ¢ ¹²¤saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr S]Ñsaradcapb_pclk€ ¶saradc-apb ÔBokay æªpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ñpwmpclk¹«Ãdefault` Bdisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ñpwmpclk¹¬Ãdefault` Bdisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn ZY Ñpwmpclk¹­Ãdefault` Bdisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0ZY Ñpwmpclk¹®Ãdefault` Bdisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ñpwmpclk¹¯Ãdefault` Bdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ñpwmpclk¹°Ãdefault` Bdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ]\ Ñpwmpclk¹±Ãdefault` Bdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0]\ Ñpwmpclk¹²Ãdefault` Bdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ñpwmpclk¹³Ãdefault` Bdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ñpwmpclk¹´Ãdefault` Bdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp `_ Ñpwmpclk¹µÃdefault` Bdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0`_ Ñpwmpclk¹¶Ãdefault` Bdisabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ"} Ñrefapbpipe4"DõáǶphy ò· ¸ Bokay²phy@fe840000,rockchip,rk3568-naneng-combphyþ„%~ Ñrefapbpipe4%Dõáɶphy ò· ¹ Bokay²phy@fe870000,rockchip,rk3568-csi-dphyþ‡yÑpclk º¶apbp  Bdisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyþ… Ñrefpclkz þ ¶apb» Bdisabled²_mipi-dphy@fe860000,rockchip,rk3568-dsi-dphyþ† Ñrefpclk{ þ ¶apb¼ Bdisabled²`usb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠÑphyclk¦clk_usbphy0_480m S‡ %ºëBokay²host-port Bokay»²otg-port Bokay¼²usb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹Ñphyclk¦clk_usbphy1_480m Sˆ %½ëBokayhost-port Bokay»²otg-port Bokay»²pinctrl,rockchip,rk3568-pinctrlp àh q²¾gpio@fdd60000,rockchip,gpio-bankýÖ S!.  5 E¾  QDY²#gpio@fe740000,rockchip,gpio-bankþt S"cd 5 E¾  QDY²ágpio@fe750000,rockchip,gpio-bankþu S#ef 5 E¾@  QDY²Îgpio@fe760000,rockchip,gpio-bankþv S$gh 5 E¾`  QDY²\gpio@fe770000,rockchip,gpio-bankþw S%ij 5 E¾€  QDYpcfg-pull-up ]²Ápcfg-pull-down j²Çpcfg-pull-none y²¿pcfg-pull-none-drv-level-1 y †²Ãpcfg-pull-none-drv-level-2 y †²Âpcfg-pull-none-drv-level-3 y †²Æpcfg-pull-up-drv-level-1 ] †²Åpcfg-pull-up-drv-level-2 ] †²Àpcfg-pull-none-smt y •²Äacodecaudiopwmbt656bt1120camvcc_cam_en ª ¿²âcan0can0m0-pins ª ¿ ¿²Òcan1can1m0-pins ª¿¿²Ócan2can2m0-pins ª ¿ ¿²Ôcifclk32kclk32k-out0 ª¿²cpuebcedpdpemmcemmc-bus8€ ª À ÀÀÀÀÀÀÀ²semmc-clk ªÀ²temmc-cmd ªÀ²uemmc-datastrobe ª¿²veth0eth1flashfspifspi-pins` ª¿¿¿¿¿¿²rgmac0gmac1gmac1m1-miim ª¿¿²Ugmac1m1-clkinout ª¿²Ygmac1m1-rx-bus20 ª¿¿ ¿²Wgmac1m1-tx-bus20 ªÂ¿²Vgmac1m1-rgmii-clk ª¿Ã²Xgmac1m1-rgmii-bus@ ª¿¿Â²Zgpuhdmitxhdmitxm1-cec ª¿²chdmitx-scl ª¿²ahdmitx-sda ª¿²bi2c0i2c0-xfer ª Ä Ä²!i2c1i2c1-xfer ª Ä Ä²‡i2c2i2c2m0-xfer ª ÄIJˆi2c3i2c3m1-xfer ª ÄIJ‰i2c4i2c4m1-xfer ª Ä Ä²Ši2c5i2c5m0-xfer ª Ä Ä²‹i2s1i2s1m0-lrcktx ª¿²yi2s1m0-mclk ª¿²%i2s1m0-sclktx ª¿²xi2s1m0-sdi0 ª ¿²zi2s1m0-sdo0 ª¿²{i2s2i2s2m0-lrcktx ª¿²}i2s2m0-sclktx ª¿²|i2s2m0-sdi ª¿²~i2s2m0-sdo ª¿²i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pcie30x2m1-pins0 ª¿¿¿²Ípdmpdmm0-clk ª¿²€pdmm0-clk1 ª¿²�pdmm0-sdi0 ª ¿²‚pdmm0-sdi1 ª ¿²ƒpdmm0-sdi2 ª ¿²„pdmm0-sdi3 ª¿²…pmicpmic_int ªÁ²$pmupwm0pwm0m0-pins ª¿²)pwm1pwm1m0-pins ª¿²*pwm2pwm2m0-pins ª¿²+pwm3pwm3-pins ª¿²,pwm4pwm4-pins ª¿²«pwm5pwm5-pins ª¿²¬pwm6pwm6-pins ª¿²­pwm7pwm7-pins ª¿²®pwm8pwm8m0-pins ª ¿²¯pwm9pwm9m0-pins ª ¿²°pwm10pwm10m0-pins ª ¿²±pwm11pwm11m0-pins ª¿²²pwm12pwm12m0-pins ª¿²³pwm13pwm13m0-pins ª¿²´pwm14pwm14m0-pins ª¿²µpwm15pwm15m0-pins ª¿²¶refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ ªÀÀÀÀ²msdmmc0-clk ªÀ²nsdmmc0-cmd ªÀ²osdmmc0-det ªÁ²psdmmc1sdmmc2sdmmc2m0-bus4@ ªÀÀÀÀ²Msdmmc2m0-clk ªÀ²Osdmmc2m0-cmd ªÀ²Nspdifspdifm0-tx ª¿²†spi0spi0m0-pins0 ª ¿¿¿²�spi0m0-cs0 ª¿²�spi0m0-cs1 ª¿²Žspi1spi1m0-pins0 ª ¿¿¿²’spi1m0-cs0 ª¿²�spi1m0-cs1 ª¿²‘spi2spi2m0-pins0 ª¿¿¿²•spi2m0-cs0 ª¿²“spi2m0-cs1 ª¿²”spi3spi3m0-pins0 ª ¿¿ ¿²˜spi3m0-cs0 ª¿²–spi3m0-cs1 ª¿²—tsadctsadc-shutorg ª¿²¨tsadc-pin ª¿²©uart0uart0-xfer ªÁÁ²(uart1uart1m0-xfer ª Á Á²™uart1m0-ctsn ª¿²šuart1m0-rtsn ª ¿²›uart2uart2m0-xfer ªÁÁ²œuart3uart3m0-xfer ªÁÁ²�uart4uart4m0-xfer ªÁÁ²žuart5uart5m0-xfer ªÁÁ²Ÿuart6uart6m0-xfer ªÁÁ² uart7uart7m0-xfer ªÁÁ²¡uart8uart8m0-xfer ªÁÁ²¢uart9uart9m0-xfer ªÁÁ²£vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2displayvcc_mipi_en ª¿²ãetherneteth_phy_rst ª¿²[hym8563hym8563-int ªÁ²Œledsled_user_en ª¿²×pciepcie-enable-h ª¿²Ûpcie-reset-h ª¿²kusbvcc5v0_usb_host_en ª¿²Ývcc5v0_usb_hub_en ª¿²ßvcc5v0_usb_otg_en ª¿²àbtbt-enable ª ¿bt-host-wake ª Çbt-wake ª ¿sdio-pwrseqwifi-enable ª¿²Úopp-table-0,operating-points-v2 ¸²opp-408000000 ÃQ– Ê øP øPŒ0 Øœ@opp-600000000 Ã#ÃF Ê øP øPŒ0 Øœ@opp-816000000 Ã0£, Ê øP øPŒ0 Øœ@ éopp-1104000000 ÃAÍ´ Ê »  » Œ0 Øœ@opp-1416000000 ÃTfr Ê£è£èŒ0 Øœ@opp-1608000000 Ã_Ø" ÊÈàÈàŒ0 Øœ@opp-1800000000 ÃkIÒ ÊŒ0Œ0Œ0 Øœ@opp-1992000000 Ãv»‚ ÊŒ0Œ0Œ0 Øœ@opp-table-1,operating-points-v2²Gopp-200000000 à ëÂ Ê øP øPB@opp-300000000 Ãá£ Ê øP øPB@opp-400000000 Ãׄ Ê øP øPB@opp-600000000 Ã#ÃF Ê »  » B@opp-700000000 Ã)¹' Ê~ð~ðB@opp-800000000 Ã/¯ ÊB@B@B@sata@fc000000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü–—˜Ñsatapmaliverxoob S^Ý âsata-phyìþ Bdisabledsyscon@fdc70000$,rockchip,rk3568-pipe-phy-grfsysconýDzÕqos@fe190080,rockchip,rk3568-qossysconþ€ ²@qos@fe190100,rockchip,rk3568-qossysconþ ²Aqos@fe190200,rockchip,rk3568-qossysconþ ²Bsyscon@fdcb8000%,rockchip,rk3568-pcie3-phy-grfsysconýË€²Èphy@fe8c0000,rockchip,rk3568-pcie3-phyþŒ &'wÑrefclk_mrefclk_npclk¾¶phy õÈBokayɲËpcie@fe270000,rockchip,rk3568-pcie í(ˆ‰Š‹Œ$Ñaclk_mstaclk_slvaclk_dbipclkauxöpci<S Ÿž�œ†syspmcmsglegacyerrY÷` ÊÊÊÊ  ) 8 G Vj ^ÝË âpcie-phyþ0À@@þ'òTqòòò ò à@@@¦dbiapbconfig±¶pipe Bdisabledlegacy-interrupt-controllerDY S�²Êpcie@fe280000,rockchip,rk3568-pcie í /(��‘’“$Ñaclk_mstaclk_slvaclk_dbipclkauxöpci<S¥¤£¢¡†syspmcmsglegacyerrY÷` ÌÌÌÌ  ) 8 G V j  ^ÝË âpcie-phyþ0À€@þ(ðTqððð ð à€€@¦dbiapbconfigÁ¶pipeBokayÃdefault¹Í DÎ hllegacy-interrupt-controllerDY S¢²Ìethernet@fe2a0000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþ*S†macirqeth_wake_irq@‚……¸´µ…¹WÑstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref× ¶stmmacethp ¦Ï¶ÇÐÚÑí Bdisabledmdio,snps,dwmac-mdio stmmac-axi-configPZj²Ïrx-queues-configz²Ðqueue0tx-queues-config�²Ñqueue0can@fe570000,rockchip,rk3568v2-canfdþW SA@ ÑbaudpclkUT ¶coreapbÃdefault¹Ò Bdisabledcan@fe580000,rockchip,rk3568v2-canfdþX SCB ÑbaudpclkWV ¶coreapbÃdefault¹Ó Bdisabledcan@fe590000,rockchip,rk3568v2-canfdþY SED ÑbaudpclkYX ¶coreapbÃdefault¹Ô Bdisabledphy@fe820000,rockchip,rk3568-naneng-combphyþ‚| Ñrefapbpipe4DõáŶphy ò· Õ Bokay²chosen serial2:1500000n8hdmi-con,hdmi-connectorýaportendpoint°Ö²gexternal-gmac1-clock ,fixed-clock–sY@ ¦gmac1_clkinë²Sleds ,gpio-ledsled-0 J# heartbeat  !heartbeatÃdefault¹×rk809-sound,simple-audio-cardi2s øAnalog RK809(simple-audio-card,cpuIØsimple-audio-card,codecIÙsdio-pwrseq,mmc-pwrseq-simpleÙ Ñext_clockÃdefault¹Ú 7d NLK@ D\²Lregulator-vcc12v-dcin,regulator-fixed švcc12v_dcin©½²Üregulator-pcie30-avdd0v9,regulator-fixedšpcie30_avdd0v9©½Ï » ç » &regulator-pcie30-avdd1v8,regulator-fixedšpcie30_avdd1v8©½Ïw@çw@&regulator-vcc3v3-pi6c-03,regulator-fixedšvcc3v3_pi6c_03©½Ï2Z ç2Z "²Éregulator-vcc3v3-pcie,regulator-fixed a J#Ãdefault¹Û švcc3v3_pcieÏ2Z ç2Z "²lregulator-vcc3v3-sys,regulator-fixed švcc3v3_sys©½Ï2Z ç2Z Ü²&regulator-vcc5v0-sys,regulator-fixed švcc5v0_sys©½ÏLK@çLK@ܲ"regulator-vcc5v0-usb,regulator-fixed švcc5v0_usb©½ÏLK@çLK@ܲÞregulator-vcc5v0-usb-host,regulator-fixed a t#Ãdefault¹Ýšvcc5v0_usb_hostÏLK@çLK@Þ²»regulator-vcc5v0-usb-hub,regulator-fixed a t#Ãdefault¹ßšvcc5v0_usb_hub©Þregulator-vcc5v0-usb-otg,regulator-fixed a t#Ãdefault¹àšvcc5v0_usb_otgÏLK@çLK@Þ²¼regulator-vcc-cam,regulator-fixed a tá Ãdefault¹âšvcc_camÏ2Z ç2Z &regulator-state-memregulator-vcc-mipi,regulator-fixed a t\Ãdefault¹ã švcc_mipiÏ2Z ç2Z &regulator-state-mem interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspendsystem-power-controller#sound-dai-cellsvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplywakeup-sourceregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltpagesizeread-onlyvcc-supplydmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencybus-widthdisable-wpcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modephy-supplyreset-assert-usreset-deassert-usreset-gpiossnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpointavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesvpcie3v3-supplycd-gpiosspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthdma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsuart-has-rtsctspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrockchip,phy-grfstdout-pathfunctioncolorlinux,default-triggerpost-power-on-delay-mspower-off-delay-usenable-active-highgpio