Ð þíïè8ãÀ( (㈠%,ariaboard,photonicatrockchip,rk35687Ariaboard Photonicataliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe2a0000ç/ethernet@fe010000ñ/mmc@fe310000ö/mmc@fe2b0000û/mmc@fe2c0000cpus cpu@0cpu,arm,cortex-a55 &psci4€A@S€`€m@€Œ�±¼ cpu@100cpu,arm,cortex-a55 &psci4€A@S€`€m@€Œ�±¼ cpu@200cpu,arm,cortex-a55 &psci4€A@S€`€m@€Œ�±¼ cpu@300cpu,arm,cortex-a55 &psci4€A@S€`€m@€Œ�±¼ l3-cache,cacheÄÐ6C@U¼display-subsystem,rockchip,display-subsystemÞfirmwarescmi ,arm,scmi-smcä‚ï protocol@14 õ¼hdmi-sound,simple-audio-cardHDMIi2s2Lokaysimple-audio-card,codecSsimple-audio-card,cpuS pmu,arm,cortex-a55-pmu0]äåæçh psci ,arm,psci-1.0-smcreserved-memory {shmem@10f000,arm,scmi-shmem ð‚¼timer,arm,armv8-timer0]   ‰xin24m ,fixed-clock n6°xin24mõ¼xin32k ,fixed-clock €°xin32kÃÍdefaultõsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahci ü@›œ�Ûsatapmaliverxoob ]_ç ìsata-phyö Ldisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahci ü€ ¡¢Ûsatapmaliverxoob ]`ç ìsata-phyö Ldisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3 üÀ@ ]©¦§¥Ûref_clksuspend_clkbus_clkhost utmi_wide'”.Lokay çìusb2-phyusb3-phyusb@fd000000,rockchip,rk3568-dwc3snps,dwc3 ý@ ]ª©ª¨Ûref_clksuspend_clkbus_clkhost çìusb2-phyusb3-phy utmi_wide'•.Lokayinterrupt-controller@fd400000 ,arm,gic-v3  ý@ýF ] G\mýAw(‚{ ‘¼msi-controller@fd440000,arm,gic-v3-its ýD‘‚¡¼[usb@fd800000 ,generic-ehci ý€ ]‚½¾¼çìusbLokayusb@fd840000 ,generic-ohci ý„ ]ƒ½¾¼çìusbLokayusb@fd880000 ,generic-ehci ýˆ ]…¿À¼çìusb Ldisabledusb@fd8c0000 ,generic-ohci ýŒ ]†¿À¼çìusb Ldisabledsyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfd ý¼Yio-domains&,rockchip,rk3568-pmu-io-voltage-domainLokay¬ºÈÖäòsyscon@fdc50000 ýÅ ,rockchip,rk3568-pipe-grfsyscon¼²syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfd ýƼsyscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsyscon ýȼ³syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsyscon ýɼ´syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsyscon ýÊ€¼µsyscon@fdca8000#,rockchip,rk3568-usb2phy-grfsyscon ýÊ€€¼¸clock-controller@fdd00000,rockchip,rk3568-pmucru ýÐõ*¼clock-controller@fdd20000,rockchip,rk3568-cru ýÒÛxin24mõ*7 G€G†Œ ëÂ\s¼i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2c ýÔ ].- Ûi2cpclkÃÍdefault Lokayregulator@1c ,tcs,tcs4525 €�vdd_cpu¬ÀÒ 5êŒ0ü¼regulator-state-mem"serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uart ýÕ ]t ,Ûbaudclkapb_pclk;à Ídefault@M Ldisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý× 0 ÛpwmpclkÃ!ÍdefaultW Ldisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý× 0 ÛpwmpclkÃ"ÍdefaultWLokay¼Øpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý×  0 ÛpwmpclkÃ#ÍdefaultWLokay¼×pwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý×0 0 ÛpwmpclkÃ$ÍdefaultW Ldisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfd ýÙpower-controller!,rockchip,rk3568-power-controllerb ¼power-domain@7 v%bpower-domain@8 ÌÍ v&'(bpower-domain@9 ÚÛÜ v)*+bpower-domain@10 ñòv,-./01bpower-domain@11 ív2bpower-domain@13 v3bpower-domain@14  v456bpower-domain@15  v789:;<=>bgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrost ýæ@$]()' }jobmmugpuÛgpubusLokay�?�@¼£video-codec@fdea0400,rockchip,rk3568-vpu ýê ]‹}vdpuîï Ûaclkhclk™A iommu@fdea0800,rockchip,rk3568-iommu ýê@ ]Š Ûaclkifaceîï  ¼Arga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rga ýë€ ]ZóôõÛaclkhclksclk'&$% ­coreaxiahb video-codec@fdee0000,rockchip,rk3568-vepu ýî ]@ýþ Ûaclkhclk™B iommu@fdee0800,rockchip,rk3568-iommu ýî@ ]?ýþ Ûaclkiface  ¼Bvideo-capture@fdfe0000,rockchip,rk3568-vicap ýþ ]’7ÐGᣠÎÏÐÑÛaclkhclkdclkiclk™C('÷øùûú­arsthrstdrstprstirsts Ldisabledports port@0 port@1 iommu@fdfe0800,rockchip,rk3568-iommu ýþ ]’ÎÏ Ûaclkiface ¹ Ldisabled¼Cmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc þ@ ]d ÁÂŽ�Ûbiuciuciu-driveciu-sampleÔßðÑ€'ë­reset Ldisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20a þ] }macirqeth_wake_irq@†‰‰ÇÃĉÈWÛstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref'ì ­stmmacethsíDýE!F4Lokay7‰†\‡GsY@=outputJG Urgmii-id^ÍdefaultÃHIJKLmdio,snps,dwmac-mdio ethernet-phy@3,ethernet-phy-ieee802.3-c22 iN y†  ‹M—ܬܼGstmmac-axi-configÁËÛ¼Drx-queues-configë¼Equeue0tx-queues-config¼Fqueue0vop@fe040000  þ0þ@vopgamma-lut ]”(ÝÞßàá%Ûaclkhclkdclk_vp0dclk_vp1dclk_vp2™N sLokay,rockchip,rk3568-vop7ßà\ports ¼port@0  endpoint@2 !O¼Wport@1  port@2  iommu@fe043e00,rockchip,rk3568-iommu  þ>þ? ]”ÝÞ Ûaclkiface  Lokay¼Ndsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsi þ ]DÛpclkèìdphyçP ­apb's Ldisabledports port@0 port@1 dsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsi þ ]EÛpclkéìdphyçQ ­apb's Ldisabledports port@0 port@1 hdmi@fe0a0000,rockchip,rk3568-dw-hdmi þ  ]-(æç“(ÚÛiahbisfrcecrefÍdefault ÃRST @s1LokayBURV¼ports port@0 endpoint!W¼Oport@1 endpoint!X¼Ïqos@fe128000,rockchip,rk3568-qossyscon þ€ ¼%qos@fe138080,rockchip,rk3568-qossyscon þ€€ ¼4qos@fe138100,rockchip,rk3568-qossyscon þ� ¼5qos@fe138180,rockchip,rk3568-qossyscon þ�€ ¼6qos@fe148000,rockchip,rk3568-qossyscon þ€ ¼&qos@fe148080,rockchip,rk3568-qossyscon þ€€ ¼'qos@fe148100,rockchip,rk3568-qossyscon þ� ¼(qos@fe150000,rockchip,rk3568-qossyscon þ ¼2qos@fe158000,rockchip,rk3568-qossyscon þ€ ¼,qos@fe158100,rockchip,rk3568-qossyscon þ� ¼-qos@fe158180,rockchip,rk3568-qossyscon þ�€ ¼.qos@fe158200,rockchip,rk3568-qossyscon þ‚ ¼/qos@fe158280,rockchip,rk3568-qossyscon þ‚€ ¼0qos@fe158300,rockchip,rk3568-qossyscon þƒ ¼1qos@fe180000,rockchip,rk3568-qossyscon þ qos@fe190000,rockchip,rk3568-qossyscon þ ¼7qos@fe190280,rockchip,rk3568-qossyscon þ€ ¼;qos@fe190300,rockchip,rk3568-qossyscon þ ¼<qos@fe190380,rockchip,rk3568-qossyscon þ€ ¼=qos@fe190400,rockchip,rk3568-qossyscon þ ¼>qos@fe198000,rockchip,rk3568-qossyscon þ€ ¼3qos@fe1a8000,rockchip,rk3568-qossyscon þ€ ¼)qos@fe1a8080,rockchip,rk3568-qossyscon þ€€ ¼*qos@fe1a8100,rockchip,rk3568-qossyscon þ� ¼+dfi@fe230000,rockchip,rk3568-dfi þ# ] bYpcie@fe260000,rockchip,rk3568-pcie0 À@þ&ôdbiapbconfig<]KJIHG}syspmcmsglegacyerro(�‚ƒ„…$Ûaclk_mstaclk_slvaclk_dbipclkauxpci\y`ŒZZZZš«ºÉØ[àç ìpcie-phyT{ôôô ô à@'¡­pipe  Ldisabledlegacy-interrupt-controller\G ]H¼Zmmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc þ+@ ]b °±Š‹Ûbiuciuciu-driveciu-sampleÔßðÑ€'Ô­resetLokayêô \ Ídefault Ã]^_"`.mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc þ,@ ]c ²³Œ�Ûbiuciuciu-driveciu-sampleÔßðÑ€'Ö­resetLokayêô;H^aiÍdefault Ãbcdw"e. wifi@1 f]  }host-wakespi@fe300000 ,rockchip,sfc þ0@ ]exvÛclk_sfchclk_sfcÃgÍdefault Ldisabledmmc@fe310000,rockchip,rk3568-dwcmshc þ1 ]7{}G ëÂn6(|zy{}ÛcorebusaxiblocktimerLokayêß ëÂ…iÍdefault Ãhij".rng@fe388000,rockchip,rk3568-rng þ8€@po Ûcoreahb'mLokayi2s@fe400000,rockchip,rk3568-i2s-tdm þ@ ]47=AGFÏqFÏq?C9Ûmclk_txmclk_rxhclk;k”tx'PQ ­tx-mrx-ms1Lokay¼ i2s@fe410000,rockchip,rk3568-i2s-tdm þA ]57EIGFÏqFÏqGK:Ûmclk_txmclk_rxhclk;kk”rxtx'RS ­tx-mrx-msÍdefault0Ãlmnopqrstuvw1 Ldisabledi2s@fe420000,rockchip,rk3568-i2s-tdm þB ]67MGFÏqOO;Ûmclk_txmclk_rxhclk;kk”txrx'T­tx-msÍdefaultÃxyz{1 Ldisabledi2s@fe430000,rockchip,rk3568-i2s-tdm þC ]7SW<Ûmclk_txmclk_rxhclk;kk”txrx'UV ­tx-mrx-ms1 Ldisabledpdm@fe440000,rockchip,rk3568-pdm þD ]LZYÛpdm_clkpdm_hclk;k ”rxÃ|}~€�Ídefault'X­pdm-m1 Ldisabledspdif@fe460000,rockchip,rk3568-spdif þF ]f Ûmclkhclk_\;k”txÍdefaultÂ1 Ldisableddma-controller@fe530000,arm,pl330arm,primecell þS@] ž  Ûapb_pclkµ¼dma-controller@fe550000,arm,pl330arm,primecell þU@]ž  Ûapb_pclkµ¼ki2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þZ ]/HG Ûi2cpclkÃÍdefault  Ldisabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ[ ]0JI Ûi2cpclkÄÍdefault Lokayi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ\ ]1LK Ûi2cpclkÃ…Ídefault  Ldisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ] ]2NM Ûi2cpclkÆÍdefault  Ldisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ^ ]3PO Ûi2cpclkÇÍdefault  Ldisabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdt þ` ]• Ûtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spi þa ]gRQÛspiclkapb_pclk;”txrxÍdefault ȉŠ  Ldisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spi þb ]hTSÛspiclkapb_pclk;”txrxÍdefault ËŒ�  Ldisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spi þc ]iVUÛspiclkapb_pclk;”txrxÍdefault ÃŽ��  Ldisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spi þd ]jXWÛspiclkapb_pclk;”txrxÍdefault Ñ’“  Ldisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uart þe ]uÛbaudclkapb_pclk; Ô•–Ídefault@MLokay”txrxÀbluetooth,qcom,qca9377-bt ÐfÍdefault×Ýserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uart þf ]v# Ûbaudclkapb_pclk;ØÍdefault@MLokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uart þg ]w'$Ûbaudclkapb_pclk;ÙÍdefault@MLokay”txrxserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uart þh ]x+(Ûbaudclkapb_pclk; ÚÍdefault@MLokay”txrxserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uart þi ]y/,Ûbaudclkapb_pclk;  ÛÍdefault@M Ldisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uart þj ]z30Ûbaudclkapb_pclk;  ÜÍdefault@M Ldisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uart þk ]{74Ûbaudclkapb_pclk;Ã�Ídefault@M Ldisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uart þl ]|;8Ûbaudclkapb_pclk;ÞÍdefault@M Ldisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uart þm ]}?<Ûbaudclkapb_pclk;ßÍdefault@M Ldisabledthermal-zonescpu-thermalêd è  tripscpu_alert0 p *Ðpassive¼¡cpu_alert1 $ø *Ðpassivecpu_crit s *Ð criticalcooling-mapsmap0 5¡0 : ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalê è  tripsgpu-threshold p *Ðpassivegpu-target $ø *Ðpassive¼¢gpu-crit s *Ð criticalcooling-mapsmap0 5¢ :£ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadc þq ]s7Gf@ ®`Ûtsadcapb_pclk'�‚×s IsÍdefaultsleepä `¥ jLokay € —¼ saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradc þr ]]Ûsaradcapb_pclk'€ ­saradc-apb ²Lokay ÄVpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwm þnZY ÛpwmpclkæÍdefaultW Ldisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwm þnZY ÛpwmpclkçÍdefaultW Ldisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwm þn ZY ÛpwmpclkèÍdefaultW Ldisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwm þn0ZY ÛpwmpclkéÍdefaultW Ldisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo]\ ÛpwmpclkêÍdefaultW Ldisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo]\ ÛpwmpclkëÍdefaultW Ldisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo ]\ ÛpwmpclkìÍdefaultW Ldisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo0]\ ÛpwmpclkíÍdefaultW Ldisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp`_ ÛpwmpclkîÍdefaultW Ldisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp`_ ÛpwmpclkïÍdefaultW Ldisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp `_ ÛpwmpclkðÍdefaultW Ldisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp0`_ ÛpwmpclkñÍdefaultW Ldisabledphy@fe830000,rockchip,rk3568-naneng-combphy þƒ"} Ûrefapbpipe7"Gõá'Ç­phy в â³ øLokay¼phy@fe840000,rockchip,rk3568-naneng-combphy þ„%~ Ûrefapbpipe7%Gõá'É­phy в â´ øLokay¼phy@fe870000,rockchip,rk3568-csi-dphy þ‡yÛpclk ø'º­apbs Ldisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphy þ… Ûrefpclkz ø ­apb'» Ldisabled¼Pmipi-dphy@fe860000,rockchip,rk3568-dsi-dphy þ† Ûrefpclk{ ø ­apb'¼ Ldisabled¼Qusb2phy@fe8a0000,rockchip,rk3568-usb2phy þŠÛphyclk°clk_usbphy0_480m ]‡ µõLokayhost-port øLokay^¶¼otg-port øLokay^·¼usb2phy@fe8b0000,rockchip,rk3568-usb2phy þ‹Ûphyclk°clk_usbphy1_480m ]ˆ ¸õLokayhost-port ø Ldisabled¼otg-port øLokay^·¼pinctrl,rockchip,rk3568-pinctrlsbY {¼¹gpio@fdd60000,rockchip,gpio-bank ýÖ ]!.   #¹  /G\¼\gpio@fe740000,rockchip,gpio-bank þt ]"cd  #¹  /G\gpio@fe750000,rockchip,gpio-bank þu ]#ef  #¹@  /G\¼fgpio@fe760000,rockchip,gpio-bank þv ]$gh  #¹`  /G\gpio@fe770000,rockchip,gpio-bank þw ]%ij  #¹€  /G\¼Mpcfg-pull-up ;¼¼pcfg-pull-none H¼ºpcfg-pull-none-drv-level-1 H U¼¾pcfg-pull-none-drv-level-2 H U¼½pcfg-pull-none-drv-level-3 H U¼Ápcfg-pull-up-drv-level-1 ; U¼Àpcfg-pull-up-drv-level-2 ; U¼»pcfg-pull-none-smt H d¼¿acodecaudiopwmbt656bt1120camcan0can0m0-pins y º º¼Ëcan1can1m0-pins yºº¼Ìcan2can2m0-pins y º º¼Ícifclk32kclk32k-out1 yº¼cpuebcedpdpemmcemmc-bus8€ y » »»»»»»»¼hemmc-clk y»¼iemmc-cmd y»¼jeth0eth1flashfspifspi-pins` yºººººº¼ggmac0gmac1gmac1m1-miim yºº¼Hgmac1m1-rx-bus20 yºº º¼Jgmac1m1-tx-bus20 y½½º¼Igmac1m1-rgmii-clk yº¾¼Kgmac1m1-rgmii-bus@ yºº½½¼Lgpuhdmitxhdmitxm0-cec yº¼Thdmitx-scl yº¼Rhdmitx-sda yº¼Si2c0i2c0-xfer y ¿ ¿¼i2c1i2c1-xfer y ¿ ¿¼ƒi2c2i2c2m1-xfer y ¿ ¿¼„i2c3i2c3m0-xfer y¿¿¼…i2c4i2c4m0-xfer y ¿ ¿¼†i2c5i2c5m0-xfer y ¿ ¿¼‡i2s1i2s1m0-lrckrx yº¼oi2s1m0-lrcktx yº¼ni2s1m0-sclkrx yº¼mi2s1m0-sclktx yº¼li2s1m0-sdi0 y º¼pi2s1m0-sdi1 y º¼qi2s1m0-sdi2 y º¼ri2s1m0-sdi3 yº¼si2s1m0-sdo0 yº¼ti2s1m0-sdo1 yº¼ui2s1m0-sdo2 y º¼vi2s1m0-sdo3 y º¼wi2s2i2s2m0-lrcktx yº¼yi2s2m0-sclktx yº¼xi2s2m0-sdi yº¼zi2s2m0-sdo yº¼{i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x1m0-pins0 yººº¼Æpcie30x2pdmpdmm0-clk yº¼|pdmm0-clk1 yº¼}pdmm0-sdi0 y º¼~pdmm0-sdi1 y º¼pdmm0-sdi2 y º¼€pdmm0-sdi3 yº¼�pmicpmupwm0pwm0m0-pins yº¼!pwm1pwm1m0-pins yº¼"pwm2pwm2m0-pins yº¼#pwm3pwm3-pins yº¼$pwm4pwm4-pins yº¼¦pwm5pwm5-pins yº¼§pwm6pwm6-pins yº¼¨pwm7pwm7-pins yº¼©pwm8pwm8m0-pins y º¼ªpwm9pwm9m0-pins y º¼«pwm10pwm10m0-pins y º¼¬pwm11pwm11m0-pins yº¼­pwm12pwm12m0-pins yº¼®pwm13pwm13m0-pins yº¼¯pwm14pwm14m0-pins yº¼°pwm15pwm15m0-pins yº¼±refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ y»»»»¼]sdmmc0-clk y»¼^sdmmc0-cmd y»¼_sdmmc0-pwren yº¼Òsdmmc1sdmmc1-bus4@ y»»»»¼bsdmmc1-clk y»¼dsdmmc1-cmd y»¼csdmmc2spdifspdifm0-tx yº¼‚spi0spi0m0-pins0 y ººº¼Šspi0m0-cs0 yº¼ˆspi0m0-cs1 yº¼‰spi1spi1m0-pins0 y ººº¼�spi1m0-cs0 yº¼‹spi1m0-cs1 yº¼Œspi2spi2m0-pins0 yººº¼�spi2m0-cs0 yº¼Žspi2m0-cs1 yº¼�spi3spi3m0-pins0 y ºº º¼“spi3m0-cs0 yº¼‘spi3m0-cs1 yº¼’tsadctsadc-shutorg yº¼¤tsadc-pin yº¼¥uart0uart0-xfer y¼¼¼ uart1uart1m0-xfer y ¼ ¼¼”uart1m0-ctsn yº¼•uart1m0-rtsn y º¼–uart2uart2m0-xfer y¼¼¼˜uart3uart3m0-xfer y¼¼¼™uart4uart4m0-xfer y¼¼¼šuart5uart5m0-xfer y¼¼¼›uart6uart6m0-xfer y¼¼¼œuart7uart7m0-xfer y¼¼¼�uart8uart8m0-xfer y¼¼¼žuart9uart9m0-xfer y¼¼¼Ÿvopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2btbt-reg-on-h yº¼—pciepcie-pwren-h yº¼Ñusbrf-pwr-en yº¼Óusb-host-pwren-h yº¼Õwifiwifi-reg-on-h y º¼Ùopp-table-0,operating-points-v2 ‡¼opp-408000000 ’Q– ™ øP øPŒ0 §œ@opp-600000000 ’#ÃF ™ øP øPŒ0 §œ@opp-816000000 ’0£, ™ øP øPŒ0 §œ@ ¸opp-1104000000 ’AÍ´ ™ »  » Œ0 §œ@opp-1416000000 ’Tfr ™£è£èŒ0 §œ@opp-1608000000 ’_Ø" ™ÈàÈàŒ0 §œ@opp-1800000000 ’kIÒ ™Œ0Œ0Œ0 §œ@opp-1992000000 ’v»‚ ™Œ0Œ0Œ0 §œ@opp-table-1,operating-points-v2¼?opp-200000000 ’ ë ™ øP øPB@opp-300000000 ’ᣠ™ øP øPB@opp-400000000 ’ׄ ™ øP øPB@opp-600000000 ’#ÃF ™ »  » B@opp-700000000 ’)¹' ™~ð~ðB@opp-800000000 ’/¯ ™B@B@B@sata@fc000000',rockchip,rk3568-dwc-ahcisnps,dwc-ahci ü–—˜Ûsatapmaliverxoob ]^ç ìsata-phyö Ldisabledsyscon@fdc70000$,rockchip,rk3568-pipe-phy-grfsyscon ýǼÎqos@fe190080,rockchip,rk3568-qossyscon þ€ ¼8qos@fe190100,rockchip,rk3568-qossyscon þ ¼9qos@fe190200,rockchip,rk3568-qossyscon þ ¼:syscon@fdcb8000%,rockchip,rk3568-pcie3-phy-grfsyscon ýË€¼Âphy@fe8c0000,rockchip,rk3568-pcie3-phy þŒ ø&'wÛrefclk_mrefclk_npclk'¾­phy ÄÂLokay¼Äpcie@fe270000,rockchip,rk3568-pcie o(ˆ‰Š‹Œ$Ûaclk_mstaclk_slvaclk_dbipclkauxpci<] Ÿž�œ}syspmcmsglegacyerr\y`ŒÃÃÃÚ«ºÉØ[àçÄ ìpcie-phy0 À@@þ'òT{òòò ò à@@@dbiapbconfig'±­pipe Ldisabledlegacy-interrupt-controllerG\ ]�¼Ãpcie@fe280000,rockchip,rk3568-pcie o /(��‘’“$Ûaclk_mstaclk_slvaclk_dbipclkauxpci<]¥¤£¢¡}syspmcmsglegacyerr\y`ŒÅÅÅÅš«ºÉØ [ àçÄ ìpcie-phy0 À€@þ(ðT{ððð ð à€€@dbiapbconfig'Á­pipeLokayÍdefaultÃÆ ‹\ ÕÇlegacy-interrupt-controllerG\ ]¢¼Åethernet@fe2a0000&,rockchip,rk3568-gmacsnps,dwmac-4.20a þ*]}macirqeth_wake_irq@‚……¸´µ…¹WÛstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref'× ­stmmacethsíÈýÉ!Ê4 Ldisabledmdio,snps,dwmac-mdio stmmac-axi-configÁËÛ¼Èrx-queues-configë¼Équeue0tx-queues-config¼Êqueue0can@fe570000,rockchip,rk3568v2-canfd þW ]A@ Ûbaudpclk'UT ­coreapbÍdefaultÃË Ldisabledcan@fe580000,rockchip,rk3568v2-canfd þX ]CB Ûbaudpclk'WV ­coreapbÍdefaultÃÌ Ldisabledcan@fe590000,rockchip,rk3568v2-canfd þY ]ED Ûbaudpclk'YX ­coreapbÍdefaultÃÍ Ldisabledphy@fe820000,rockchip,rk3568-naneng-combphy þ‚| Ûrefapbpipe7Gõá'Å­phy в âÎ øLokay¼battery,simple-battery ålithium-ion ög€ }x@ ;@@ X3á@ uX Š>� d=¥@Z<ºàP;ЀF; 0<:Ià29Ô°(9†�9`8' 4¤�chosen Ÿserial2:1500000n8hdmi-con,hdmi-connectoraportendpoint!ϼXregulator-vcc-1v8,regulator-fixed�vcc_1v8¬ÀÒw@êw@e¼regulator-vcc-3v3,regulator-fixed�vcc_3v3¬ÀÒ2Z ê2Z e¼regulator-vcc3v3-pcie,regulator-fixed �vcc3v3_pcie¬ÀÒ2Z ê2Z Ð¼Çregulator-vcc3v3-pi6c,regulator-fixed « ¾\ÍdefaultÃÑ �vcc3v3_pi6cÒ2Z ê2Z ¼Ðregulator-vcc3v3-sd,regulator-fixed ¾\ÍdefaultÃÒÀ �vcc3v3_sdÒ2Z ê2Z ¼`regulator-vcc3v3-sys,regulator-fixed �vcc3v3_sys¬ÀÒ2Z ê2Z ¼eregulator-vcc3v4-rf,regulator-fixed « ¾MÍdefaultÃÓ �vcc3v4_rfÒ3á@ê3á@Ô¼¶regulator-vcc5v0-usb30-otg0,regulator-fixed « ¾\ÍdefaultÃÕ�vcc5v0_usb30_otg0ÒLK@êLK@Ô¼·regulator-vccin-5v,regulator-fixed �vccin_5v¬ÀÒLK@êLK@¼Ôregulator-vcc-sysin,regulator-fixed �vcc_sysin¬ÀÒLK@êLK@Ô¼Öregulator-vcc-syson,regulator-fixed �vcc_syson¬ÀÒLK@êLK@Ö¼regulator-vcca-1v8,regulator-fixed �vcca_1v8¬ÀÒw@êw@e¼Vregulator-vdda-0v9,regulator-fixed �vdda_0v9¬ÀÒ » ê » e¼Uregulator-vdd-gpu,pwm-regulator Ã׈ È�vdd_gpuÒ 5ê™pq Óú¼@regulator-vdd-logic,pwm-regulator ÃØˆ È �vdd_logicÒ¡ ê™pq Óúrfkill-modem ,rfkill-gpio ñM.2 USB Modem ÷wwan Mwifi-pwrseq,mmc-pwrseq-simple Ûext_clockÍdefaultÃÙ È ‹f ¼a interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0ethernet1mmc0mmc1mmc2device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modephy-supplyreset-assert-usreset-deassert-usreset-gpiosrx-internal-delay-pstx-internal-delay-pssnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpoint#sound-dai-cellsavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesbus-widthcap-sd-highspeedcd-gpiosdisable-wpno-1-8-vvmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104mmc-hs200-1_8vdma-namesarm,pl330-periph-burst#dma-cellsuart-has-rtsctsenable-gpiosvddio-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrockchip,phy-grfvpcie3v3-supplydevice-chemistrycharge-full-design-microamp-hoursenergy-full-design-microwatt-hoursvoltage-max-design-microvoltvoltage-min-design-microvoltocv-capacity-celsiusocv-capacity-table-0stdout-pathenable-active-highgpiopwmspwm-supplyregulator-settling-time-up-uslabelradio-typeshutdown-gpiospost-power-on-delay-ms