Ð þíà_8ÕŒ( ÓÕT ,prt,mecsbcrockchip,rk35687Protonic MECSBCaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/mmc@fe310000â/mmc@fe2b0000cpus cpu@0çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@100çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@200çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@300çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ l3-cache,cache«·*@<£display-subsystem,rockchip,display-subsystemÅfirmwarescmi ,arm,scmi-smcË‚Ö protocol@14óÜ£hdmi-sound,simple-audio-cardéHDMIi2s 3disabledsimple-audio-card,codec:simple-audio-card,cpu: pmu,arm,cortex-a55-pmu0DäåæçO psci ,arm,psci-1.0smcreserved-memory bshmem@10f000,arm,scmi-shmemóði£timer,arm,armv8-timer0D   pxin24m ,fixed-clock‡n6—xin24mÜ£xin32k ,fixed-clock‡€—xin32kª´defaultÜsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü@÷›œ�Âsatapmaliverxoob D_Î Ósata-phyÝï 3disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü€÷ ¡¢Âsatapmaliverxoob D`Î Ósata-phyÝï 3disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3óüÀ@ D©÷¦§¥Âref_clksuspend_clkbus_clkýhost utmi_wideï”3okay ÎÓusb2-phyusb3-phy.usb@fd000000,rockchip,rk3568-dwc3snps,dwc3óý@ Dª÷©ª¨Âref_clksuspend_clkbus_clkýhost ÎÓusb2-phyusb3-phy utmi_wideï•3okayinterrupt-controller@fd400000 ,arm,gic-v3 óý@ýF D 5J[ýAe(pb £msi-controller@fd440000,arm,gic-v3-itsóýDp�£Yusb@fd800000 ,generic-ehcióý€ D‚÷½¾¼ÎÓusb3okayusb@fd840000 ,generic-ohcióý„ Dƒ÷½¾¼ÎÓusb3okayusb@fd880000 ,generic-ehcióýˆ D…÷¿À¼ÎÓusb3okayusb@fd8c0000 ,generic-ohcióýŒ D†÷¿À¼ÎÓusb3okaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdóý£Wio-domains&,rockchip,rk3568-pmu-io-voltage-domain3okayš¨¶ÄÒàîü syscon@fdc50000óýÅ ,rockchip,rk3568-pipe-grfsyscon££syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdóýÆ£syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconóýÈ£¤syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconóýÉ£¥syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconóýÊ€£¦syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconóýÊ€€£§clock-controller@fdd00000,rockchip,rk3568-pmucruóýÐÜ£clock-controller@fdd20000,rockchip,rk3568-cruóýÒ÷Âxin24mÜ% 5€G†Œ ëÂJa£i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cóýÔ D.÷- Âi2cpclkª´default 3okayregulator@60 ,fcs,fan53555ó`n‹vdd_cpuš®À 5ØŒ0ðü£regulator-state-memserial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartóýÕ Dt÷ ,Âbaudclkapb_pclk ª!´default#0 3disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×÷ 0 Âpwmpclkª"´default: 3disabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×÷ 0 Âpwmpclkª#´default:3okay£Àpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý× ÷ 0 Âpwmpclkª$´default:3okay£Ápwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×0÷ 0 Âpwmpclkª%´default: 3disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdóýÙpower-controller!,rockchip,rk3568-power-controllerE £power-domain@7ó÷Y&Epower-domain@8ó÷ÌÍ Y'()Epower-domain@9ó ÷ÚÛÜ Y*+,Epower-domain@10ó ÷ñòY-./012Epower-domain@11ó ÷íY3Epower-domain@13÷ó Y4Epower-domain@14ó÷ Y567Epower-domain@15ó÷ Y89:;<=>?Egpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostóýæ@$D()' `jobmmugpu÷Âgpubusþï3okay„@pA£”video-codec@fdea0400,rockchip,rk3568-vpuóýê D‹`vdpu÷îï Âaclkhclk|Bï iommu@fdea0800,rockchip,rk3568-iommuóýê@ DŠ Âaclkiface÷îïï ƒ£Brga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaóýë€ DZ÷óôõÂaclkhclksclk&$% �coreaxiahbï video-codec@fdee0000,rockchip,rk3568-vepuóýî D@÷ýþ Âaclkhclk|Cï iommu@fdee0800,rockchip,rk3568-iommuóýî@ D?÷ýþ Âaclkifaceï ƒ£Cvideo-capture@fdfe0000,rockchip,rk3568-vicapóýþ D’%Ð5ᣠ÷ÎÏÐÑÂaclkhclkdclkiclk|Dï(÷øùûú�arsthrstdrstprstirsta 3disabledports port@0óport@1óiommu@fdfe0800,rockchip,rk3568-iommuóýþ D’÷ÎÏ Âaclkifaceƒïœ 3disabled£Dmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ@ Dd ÷ÁÂŽ�Âbiuciuciu-driveciu-sample·ÂðÑ€ë�reset 3disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aóþD `macirqeth_wake_irq@÷†‰‰ÇÃĉÈWÂstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì �stmmacethaÐEàñFG3okay%‰†J‡Å H +rgmii-id4output´defaultªIJKLMNmdio,snps,dwmac-mdio ethernet-phy@2,ethernet-phy-ieee802.3-c22ó´defaultªOAN Q†  cP £Hstmmac-axi-configoy‰£Erx-queues-config™£Fqueue0tx-queues-config¯£Gqueue0vop@fe040000 óþ0þ@Åvopgamma-lut D”(÷ÝÞßàá%Âaclkhclkdclk_vp0dclk_vp1dclk_vp2|Qï a 3disabled,rockchip,rk3568-vopports £port@0ó port@1ó port@2ó iommu@fe043e00,rockchip,rk3568-iommu óþ>þ? D”÷ÝÞ Âaclkifaceƒï  3disabled£Qdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsióþ DDÂpclk÷èÓdphyÎRï �apba 3disabledports port@0óport@1ódsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsióþ DEÂpclk÷éÓdphyÎSï �apba 3disabledports port@0óport@1óhdmi@fe0a0000,rockchip,rk3568-dw-hdmióþ  D-(÷æç“(ÚÂiahbisfrcecref´default ªTUVï #aÏ 3disabled£ports port@0óport@1óqos@fe128000,rockchip,rk3568-qossysconóþ€ £&qos@fe138080,rockchip,rk3568-qossysconóþ€€ £5qos@fe138100,rockchip,rk3568-qossysconóþ� £6qos@fe138180,rockchip,rk3568-qossysconóþ�€ £7qos@fe148000,rockchip,rk3568-qossysconóþ€ £'qos@fe148080,rockchip,rk3568-qossysconóþ€€ £(qos@fe148100,rockchip,rk3568-qossysconóþ� £)qos@fe150000,rockchip,rk3568-qossysconóþ £3qos@fe158000,rockchip,rk3568-qossysconóþ€ £-qos@fe158100,rockchip,rk3568-qossysconóþ� £.qos@fe158180,rockchip,rk3568-qossysconóþ�€ £/qos@fe158200,rockchip,rk3568-qossysconóþ‚ £0qos@fe158280,rockchip,rk3568-qossysconóþ‚€ £1qos@fe158300,rockchip,rk3568-qossysconóþƒ £2qos@fe180000,rockchip,rk3568-qossysconóþ qos@fe190000,rockchip,rk3568-qossysconóþ £8qos@fe190280,rockchip,rk3568-qossysconóþ€ £<qos@fe190300,rockchip,rk3568-qossysconóþ £=qos@fe190380,rockchip,rk3568-qossysconóþ€ £>qos@fe190400,rockchip,rk3568-qossysconóþ £?qos@fe198000,rockchip,rk3568-qossysconóþ€ £4qos@fe1a8000,rockchip,rk3568-qossysconóþ€ £*qos@fe1a8080,rockchip,rk3568-qossysconóþ€€ £+qos@fe1a8100,rockchip,rk3568-qossysconóþ� £,dfi@fe230000,rockchip,rk3568-dfióþ# D àWpcie@fe260000,rockchip,rk3568-pcie0óÀ@þ&ôÅdbiapbconfig<DKJIHG`syspmcmsglegacyerrí(÷�‚ƒ„…$Âaclk_mstaclk_slvaclk_dbipclkauxçpciJ÷` XXXX)8GVY^Î Ópcie-phyïTbôôô ô à@¡�pipe 3okay´defaultªZ c[legacy-interrupt-controllerJ5 DH£Xmmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ+@ Db ÷°±Š‹Âbiuciuciu-driveciu-sample·ÂðÑ€Ô�reset3okayhr ƒ\Œ´defaultª]^_`—¤²¾mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ,@ Dc ÷²³Œ�Âbiuciuciu-driveciu-sample·ÂðÑ€Ö�reset 3disabledspi@fe300000 ,rockchip,sfcóþ0@ De÷xvÂclk_sfchclk_sfcªa´default 3disabledmmc@fe310000,rockchip,rk3568-dwcmshcóþ1 D%{}5 ëÂn6(÷|zy{}Âcorebusaxiblocktimer3okayh ëÂË´defaultªbcde²¾Ùèîrng@fe388000,rockchip,rk3568-rngóþ8€@÷po Âcoreahbm3okayi2s@fe400000,rockchip,rk3568-i2s-tdmóþ@ D4%=A5FÏqFÏq÷?C9Âmclk_txmclk_rxhclkfötxPQ �tx-mrx-maÏ 3disabled£ i2s@fe410000,rockchip,rk3568-i2s-tdmóþA D5%EI5FÏqFÏq÷GK:Âmclk_txmclk_rxhclkfförxtxRS �tx-mrx-ma´defaultªghijÏ3okay£¾i2s@fe420000,rockchip,rk3568-i2s-tdmóþB D6%M5FÏq÷OO;Âmclk_txmclk_rxhclkffötxrxT�tx-ma´defaultªklmnÏ 3disabledi2s@fe430000,rockchip,rk3568-i2s-tdmóþC D7÷SW<Âmclk_txmclk_rxhclkffötxrxUV �tx-mrx-maÏ 3disabledpdm@fe440000,rockchip,rk3568-pdmóþD DL÷ZYÂpdm_clkpdm_hclkf örxªopqrst´defaultX�pdm-mÏ 3disabledspdif@fe460000,rockchip,rk3568-spdifóþF Df Âmclkhclk÷_\fötx´defaultªuÏ 3disableddma-controller@fe530000,arm,pl330arm,primecellóþS@D ÷  Âapb_pclk2£ dma-controller@fe550000,arm,pl330arm,primecellóþU@D÷  Âapb_pclk2£fi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþZ D/÷HG Âi2cpclkªv´default  3disabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ[ D0÷JI Âi2cpclkªw´default  3disabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ\ D1÷LK Âi2cpclkªx´default 3okayamplifier@4c ,ti,tas2562óLÏ =yy´defaultªzDL£¿i2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ] D2÷NM Âi2cpclkª{´default  3disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ^ D3÷PO Âi2cpclkª|´default 3okaytemperature-sensor@48 ,ti,tmp1075óHrtc@51 ,nxp,pcf85363óQÜ —rtcic_32koutwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtóþ` D•÷ Âtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spióþa Dg÷RQÂspiclkapb_pclk  ötxrx´defaultª}~ 3okayfram@0,fujitsu,mb85rs128tyó\÷Š@spi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spióþb Dh÷TSÂspiclkapb_pclk  ötxrx´default ª€�  3disabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spióþc Di÷VUÂspiclkapb_pclk  ötxrx´default ª‚ƒ„  3disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spióþd Dj÷XWÂspiclkapb_pclk  ötxrx´default ª…†‡  3disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartóþe Du÷Âbaudclkapb_pclk  ªˆ´default#0 3disabledserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartóþf Dv÷# Âbaudclkapb_pclk  ª‰´default#03okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartóþg Dw÷'$Âbaudclkapb_pclk  ªŠ´default#0 3disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartóþh Dx÷+(Âbaudclkapb_pclk  ª‹´default#0 3disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartóþi Dy÷/,Âbaudclkapb_pclk ªŒ´default#0 3disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþj Dz÷30Âbaudclkapb_pclk ª�´default#0 3disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþk D{÷74Âbaudclkapb_pclk  ªŽ´default#0 3disabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþl D|÷;8Âbaudclkapb_pclk  ª�´default#0 3disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþm D}÷?<Âbaudclkapb_pclk  ª�´default#0 3disabledthermal-zonescpu-thermalnd„è’‘tripscpu_alert0¢p®Ðîpassive£’cpu_alert1¢$ø®Ðîpassivecpu_crit¢s®Ð îcriticalcooling-mapsmap0¹’0¾ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermaln„è’‘tripsgpu-threshold¢p®Ðîpassivegpu-target¢$ø®Ðîpassive£“gpu-crit¢s®Ð îcriticalcooling-mapsmap0¹“ ¾”ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcóþq Ds%5f@ ®`÷Âtsadcapb_pclk�‚×aÍs´defaultsleepª•ä–î3okay  £‘saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcóþr D]÷Âsaradcapb_pclk€ �saradc-apb 63okay Hpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn÷ZY Âpwmpclkª—´default: 3disabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn÷ZY Âpwmpclkª˜´default: 3disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn ÷ZY Âpwmpclkª™´default: 3disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn0÷ZY Âpwmpclkªš´default: 3disabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo÷]\ Âpwmpclkª›´default: 3disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo÷]\ Âpwmpclkªœ´default: 3disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo ÷]\ Âpwmpclkª�´default: 3disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo0÷]\ Âpwmpclkªž´default: 3disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp÷`_ ÂpwmpclkªŸ´default: 3disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp÷`_ Âpwmpclkª ´default: 3disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp ÷`_ Âpwmpclkª¡´default: 3disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp0÷`_ Âpwmpclkª¢´default: 3disabledphy@fe830000,rockchip,rk3568-naneng-combphyóþƒ÷"} Ârefapbpipe%"5õáÇ�phy T£ f¤ |3okay£phy@fe840000,rockchip,rk3568-naneng-combphyóþ„÷%~ Ârefapbpipe%%5õáÉ�phy T£ f¥ |3okay£phy@fe870000,rockchip,rk3568-csi-dphyóþ‡÷yÂpclk |º�apba 3disabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyóþ… Ârefpclk÷z |ï �apb» 3disabled£Rmipi-dphy@fe860000,rockchip,rk3568-dsi-dphyóþ† Ârefpclk÷{ |ï �apb¼ 3disabled£Susb2phy@fe8a0000,rockchip,rk3568-usb2phyóþŠ÷Âphyclk—clk_usbphy0_480m D‡ ‡¦Ü3okay£host-port |3okay£otg-port |3okay£usb2phy@fe8b0000,rockchip,rk3568-usb2phyóþ‹÷Âphyclk—clk_usbphy1_480m Dˆ ‡§Ü3okayhost-port |3okay£otg-port |3okay£pinctrl,rockchip,rk3568-pinctrlaàW b£¨gpio@fdd60000,rockchip,gpio-bankóýÖ D!÷.  — §¨  ³5J£\gpio@fe740000,rockchip,gpio-bankóþt D"÷cd — §¨  ³5J£ygpio@fe750000,rockchip,gpio-bankóþu D#÷ef — §¨@  ³5J£¶gpio@fe760000,rockchip,gpio-bankóþv D$÷gh — §¨`  ³5J£[gpio@fe770000,rockchip,gpio-bankóþw D%÷ij — §¨€  ³5J£Ppcfg-pull-up ¿£«pcfg-pull-none Ì£©pcfg-pull-none-drv-level-1 Ì Ù£­pcfg-pull-none-drv-level-2 Ì Ù£¬pcfg-pull-none-drv-level-3 Ì Ù£°pcfg-pull-up-drv-level-1 ¿ Ù£¯pcfg-pull-up-drv-level-2 ¿ Ù£ªpcfg-pull-none-smt Ì è£®acodecaudiopwmbt656bt1120camcan0can0m0-pins ý © ©£ºcan1can1m1-pins ý©©£»can2can2m0-pins ý © ©£¼cifclk32kclk32k-out0 ý©£cpuebcedpdpemmcemmc-bus8€ ý ª ªªªªªªª£bemmc-clk ýª£cemmc-cmd ýª£demmc-datastrobe ý©£eeth0eth1flashfspifspi-pins` ý©©©©©©£agmac0gmac1gmac1m1-miim ý©©£Igmac1m1-clkinout ý©£Mgmac1m1-rx-bus20 ý©© ©£Kgmac1m1-tx-bus20 ý¬¬©£Jgmac1m1-rgmii-clk ý©­£Lgmac1m1-rgmii-bus@ ý©©¬¬£Ngpuhdmitxhdmitxm0-cec ý©£Vhdmitx-scl ý©£Thdmitx-sda ý©£Ui2c0i2c0-xfer ý ® ®£i2c1i2c1-xfer ý ® ®£vi2c2i2c2m0-xfer ý ®®£wi2c3i2c3m0-xfer ý®®£xi2c4i2c4m0-xfer ý ® ®£{i2c5i2c5m0-xfer ý ® ®£|i2s1i2s1m0-lrcktx ý©£hi2s1m0-sclktx ý©£gi2s1m0-sdi0 ý ©£ii2s1m0-sdo0 ý©£ji2s2i2s2m0-lrcktx ý©£li2s2m0-sclktx ý©£ki2s2m0-sdi ý©£mi2s2m0-sdo ý©£ni2s3ispjtaglcdcmcunpupcie20pcie20m1-pins0 ý©©©£Zpcie30x1pcie30x2pcie30x2m1-pins0 ý©©©£µpdmpdmm0-clk ý©£opdmm0-clk1 ý©£ppdmm0-sdi0 ý ©£qpdmm0-sdi1 ý ©£rpdmm0-sdi2 ý ©£spdmm0-sdi3 ý©£tpmicpmupwm0pwm0m0-pins ý©£"pwm1pwm1m0-pins ý©£#pwm2pwm2m0-pins ý©£$pwm3pwm3-pins ý©£%pwm4pwm4-pins ý©£—pwm5pwm5-pins ý©£˜pwm6pwm6-pins ý©£™pwm7pwm7-pins ý©£špwm8pwm8m0-pins ý ©£›pwm9pwm9m0-pins ý ©£œpwm10pwm10m0-pins ý ©£�pwm11pwm11m0-pins ý©£žpwm12pwm12m0-pins ý©£Ÿpwm13pwm13m0-pins ý©£ pwm14pwm14m0-pins ý©£¡pwm15pwm15m0-pins ý©£¢refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ ýªªªª£]sdmmc0-clk ýª£^sdmmc0-cmd ýª£_sdmmc0-det ý«£`sdmmc1sdmmc2spdifspdifm0-tx ý©£uspi0spi0m0-pins0 ý ©©©£}spi0m0-cs0 ý©£~spi1spi1m0-pins0 ý ©©©£�spi1m0-cs0 ý©£spi1m0-cs1 ý©£€spi2spi2m0-pins0 ý©©©£„spi2m0-cs0 ý©£‚spi2m0-cs1 ý©£ƒspi3spi3m0-pins0 ý ©© ©£‡spi3m0-cs0 ý©£…spi3m0-cs1 ý©£†tsadctsadc-shutorg ý©£•tsadc-pin ý©£–uart0uart0-xfer ý««£!uart1uart1m0-xfer ý « «£ˆuart2uart2m0-xfer ý««£‰uart3uart3m0-xfer ý««£Šuart4uart4m0-xfer ý««£‹uart5uart5m0-xfer ý««£Œuart6uart6m0-xfer ý««£�uart7uart7m0-xfer ý««£Žuart8uart8m0-xfer ý««£�uart9uart9m0-xfer ý««£�vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2etherneteth-phy1-rst ý ©£Otas2562tas2562 ý«£zopp-table-0,operating-points-v2 £opp-408000000 Q–  øP øPŒ0 +œ@opp-600000000 #ÃF  øP øPŒ0 +œ@opp-816000000 0£,  øP øPŒ0 +œ@ <opp-1104000000 AÍ´  »  » Œ0 +œ@opp-1416000000 Tfr £è£èŒ0 +œ@opp-1608000000 _Ø" ÈàÈàŒ0 +œ@opp-1800000000 kIÒ Œ0Œ0Œ0 +œ@opp-1992000000 v»‚ Œ0Œ0Œ0 +œ@opp-table-1,operating-points-v2£@opp-200000000  ë  ö8opp-300000000 ᣠ ö8opp-400000000 ׄ  ö8opp-600000000 #ÃF  Àopp-700000000 )¹' ~ðopp-800000000 /¯ B@sata@fc000000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü÷–—˜Âsatapmaliverxoob D^Î Ósata-phyÝï 3disabledsyscon@fdc70000$,rockchip,rk3568-pipe-phy-grfsysconóýÇ£½qos@fe190080,rockchip,rk3568-qossysconóþ€ £9qos@fe190100,rockchip,rk3568-qossysconóþ £:qos@fe190200,rockchip,rk3568-qossysconóþ £;syscon@fdcb8000%,rockchip,rk3568-pcie3-phy-grfsysconóýË€£±phy@fe8c0000,rockchip,rk3568-pcie3-phyóþŒ |÷&'wÂrefclk_mrefclk_npclk¾�phy H±3okay£³pcie@fe270000,rockchip,rk3568-pcie í(÷ˆ‰Š‹Œ$Âaclk_mstaclk_slvaclk_dbipclkauxçpci<D Ÿž�œ`syspmcmsglegacyerrJ÷` ²²²²)8GVY^γ Ópcie-phyï0óÀ@@þ'òTbòòò ò à@@@Ådbiapbconfig±�pipe 3disabledlegacy-interrupt-controller5J D�£²pcie@fe280000,rockchip,rk3568-pcie í /(÷��‘’“$Âaclk_mstaclk_slvaclk_dbipclkauxçpci<D¥¤£¢¡`syspmcmsglegacyerrJ÷` ´´´´)8GV Y ^γ Ópcie-phyï0óÀ€@þ(ðTbððð ð à€€@ÅdbiapbconfigÁ�pipe3okay´defaultªµ c¶ Ylegacy-interrupt-controller5J D¢£´ethernet@fe2a0000&,rockchip,rk3568-gmacsnps,dwmac-4.20aóþ*D`macirqeth_wake_irq@÷‚……¸´µ…¹WÂstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref× �stmmacethaзàñ¸¹ 3disabledmdio,snps,dwmac-mdio stmmac-axi-configoy‰£·rx-queues-config™£¸queue0tx-queues-config¯£¹queue0can@fe5700000,rockchip,rk3568v3-canfdrockchip,rk3568v2-canfdóþW D÷A@ ÂbaudpclkUT �coreapb´defaultªº3okaycan@fe5800000,rockchip,rk3568v3-canfdrockchip,rk3568v2-canfdóþX D÷CB ÂbaudpclkWV �coreapb´defaultª»3okaycan@fe590000,rockchip,rk3568v2-canfdóþY D÷ED ÂbaudpclkYX �coreapb´defaultª¼ 3disabledphy@fe820000,rockchip,rk3568-naneng-combphyóþ‚÷| Ârefapbpipe%5õáÅ�phy T£ f½ |3okay£chosen iserial2:1500000n8tas2562-sound,simple-audio-cardi2séSpeakersimple-audio-card,cpu:¾simple-audio-card,codec:¿regulator-vdd-gpu,pwm-regulator uÀˆ‹vdd_gpuÀ ö8ØB@š® zú ˜d£Aregulator-p3v3,regulator-fixed‹p3v3š®À2Z Ø2Z £regulator-p1v8,regulator-fixed‹p1v8š®Àw@Øw@£regulator-sd,regulator-gpio ¬\ ¹ i\‹sdcard-gpio-supplyÀw@Ø2Z  Ìw@2Z £regulator-vdd-npu,pwm-regulator uÁˆ‹vdd_npuÀ ö8ØB@š® zú ˜d interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3mmc0mmc1device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspenddmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsophy-handlephy-modeclock_in_outreset-assert-usreset-deassert-usreset-gpiossnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-names#sound-dai-cellsrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesbus-widthcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplynon-removablemmc-hs200-1_8vno-sdno-sdiodma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsshutdown-gpiosti,imon-slot-nospi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrockchip,phy-grfvpcie3v3-supplystdout-pathpwmsregulator-settling-time-up-uspwm-dutycycle-rangeenable-gpiosenable-active-highstates