Ð þíïB8ãä( ^㬠,hinlink,h66krockchip,rk3568 7HINLINK H66Kaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/mmc@fe310000â/mmc@fe2b0000cpus cpu@0çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@100çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@200çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@300çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ l3-cache,cache«·*@<£display-subsystem,rockchip,display-subsystemÅfirmwarescmi ,arm,scmi-smcË‚Ö protocol@14óÜ£hdmi-sound,simple-audio-cardéHDMIi2s3okaysimple-audio-card,codec:simple-audio-card,cpu: pmu,arm,cortex-a55-pmu0DäåæçO psci ,arm,psci-1.0smcreserved-memory bshmem@10f000,arm,scmi-shmemóði£timer,arm,armv8-timer0D   pxin24m ,fixed-clock‡n6—xin24mÜ£xin32k ,fixed-clock‡€—xin32kª´defaultÜsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü@÷›œ�Âsatapmaliverxoob D_Î Ósata-phyÝï 3disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü€÷ ¡¢Âsatapmaliverxoob D`Î Ósata-phyÝï 3disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3óüÀ@ D©÷¦§¥Âref_clksuspend_clkbus_clkýotg utmi_wideï” 3disabled ÎÓusb2-phyusb3-phyusb@fd000000,rockchip,rk3568-dwc3snps,dwc3óý@ Dª÷©ª¨Âref_clksuspend_clkbus_clkýhost ÎÓusb2-phyusb3-phy utmi_wideï•3okayinterrupt-controller@fd400000 ,arm,gic-v3 óý@ýF D .CTýA^(ib x£msi-controller@fd440000,arm,gic-v3-itsóýDxiˆ£Zusb@fd800000 ,generic-ehcióý€ D‚÷½¾¼ÎÓusb3okayusb@fd840000 ,generic-ohcióý„ Dƒ÷½¾¼ÎÓusb3okayusb@fd880000 ,generic-ehcióýˆ D…÷¿À¼ÎÓusb3okayusb@fd8c0000 ,generic-ohcióýŒ D†÷¿À¼ÎÓusb3okaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdóý£Xio-domains&,rockchip,rk3568-pmu-io-voltage-domain3okay“¡¯½ËÙçõsyscon@fdc50000óýÅ ,rockchip,rk3568-pipe-grfsyscon£­syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdóýÆ£syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconóýÈ£®syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconóýÉ£¯syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconóýÊ€£°syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconóýÊ€€£²clock-controller@fdd00000,rockchip,rk3568-pmucruóýÐÜ£clock-controller@fdd20000,rockchip,rk3568-cruóýÒ÷Âxin24mÜ .€G†Œ ëÂCZ£i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cóýÔ D.÷- Âi2cpclkª ´default 3okayregulator@1c ,tcs,tcs4525óg„vdd_cpu“§¹ 5ÑŒ0éüþ!£regulator-state-mem pmic@20,rockchip,rk809ó Ü"D´defaultª#":H$T$`$l$x$„$�$œ$¨$regulatorsDCDC_REG1 „vdd_logic“§´¹¡ Ñ™péqregulator-state-mem DCDC_REG2„vdd_gpu“§´¹¡ Ñ™péq£Fregulator-state-mem DCDC_REG3„vcc_ddr“§´regulator-state-memËDCDC_REG4„vdd_npu´¹¡ Ñ™péqregulator-state-mem DCDC_REG5„vcc_1v8“§¹w@Ñw@£regulator-state-mem LDO_REG1„vdda0v9_image¹ » Ñ » £Tregulator-state-mem LDO_REG2 „vdda_0v9“§¹ » Ñ » regulator-state-mem LDO_REG3 „vdda0v9_pmu“§¹ » Ñ » regulator-state-memËã » LDO_REG4 „vccio_acodec“¹2Z Ñ2Z £regulator-state-mem LDO_REG5 „vccio_sd¹w@Ñ2Z £regulator-state-mem LDO_REG6 „vcc3v3_pmu“§¹2Z Ñ2Z £regulator-state-memËã2Z LDO_REG7 „vcca_1v8“§¹w@Ñw@£ regulator-state-mem LDO_REG8 „vcca1v8_pmu“§¹w@Ñw@regulator-state-memËãw@LDO_REG9„vcca1v8_image¹w@Ñw@£Uregulator-state-mem SWITCH_REG1„vcc_3v3“§£regulator-state-mem SWITCH_REG2„vcc3v3“§regulator-state-mem serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartóýÕ Dt÷ ,Âbaudclkapb_pclkÿ%%ª&´default 3disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×÷ 0 Âpwmpclkª'´default3okaypwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×÷ 0 Âpwmpclkª(´default 3disabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý× ÷ 0 Âpwmpclkª)´default 3disabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×0÷ 0 Âpwmpclkª*´default 3disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdóýÙpower-controller!,rockchip,rk3568-power-controller& £power-domain@7ó÷:+&power-domain@8ó÷ÌÍ :,-.&power-domain@9ó ÷ÚÛÜ :/01&power-domain@10ó ÷ñò:234567&power-domain@11ó ÷í:8&power-domain@13÷ó :9&power-domain@14ó÷ ::;<&power-domain@15ó÷ :=>?@ABCD&gpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostóýæ@$D()' Ajobmmugpu÷Âgpubusþï3okay„EQF£�video-codec@fdea0400,rockchip,rk3568-vpuóýê D‹Avdpu÷îï Âaclkhclk]Gï iommu@fdea0800,rockchip,rk3568-iommuóýê@ DŠ Âaclkiface÷îïï d£Grga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaóýë€ DZ÷óôõÂaclkhclksclk&$% qcoreaxiahbï video-codec@fdee0000,rockchip,rk3568-vepuóýî D@÷ýþ Âaclkhclk]Hï iommu@fdee0800,rockchip,rk3568-iommuóýî@ D?÷ýþ Âaclkifaceï d£Hvideo-capture@fdfe0000,rockchip,rk3568-vicapóýþ D’Ð.ᣠ÷ÎÏÐÑÂaclkhclkdclkiclk]Iï(÷øùûúqarsthrstdrstprstirstZ 3disabledports port@0óport@1óiommu@fdfe0800,rockchip,rk3568-iommuóýþ D’÷ÎÏ Âaclkifacedï} 3disabled£Immc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ@ Dd ÷ÁÂŽ�Âbiuciuciu-driveciu-sample˜£ðÑ€ëqreset 3disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aóþD Amacirqeth_wake_irq@÷†‰‰ÇÃĉÈWÂstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì qstmmacethZ±JÁÒKåLø 3disabledmdio,snps,dwmac-mdio stmmac-axi-config £Jrx-queues-config+£Kqueue0tx-queues-configA£Lqueue0vop@fe040000 óþ0þ@Wvopgamma-lut D”(÷ÝÞßàá%Âaclkhclkdclk_vp0dclk_vp1dclk_vp2]Mï Z3okay,rockchip,rk3568-vopßàCports £port@0ó endpoint@2óaN£Vport@1ó port@2ó iommu@fe043e00,rockchip,rk3568-iommu óþ>þ? D”÷ÝÞ Âaclkifacedï 3okay£Mdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsióþ DDÂpclk÷èÓdphyÎOï qapbZ 3disabledports port@0óport@1ódsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsióþ DEÂpclk÷éÓdphyÎPï qapbZ 3disabledports port@0óport@1óhdmi@fe0a0000,rockchip,rk3568-dw-hdmióþ  D-(÷æç“(ÚÂiahbisfrcecref´default ªQRSï Zq3okay‚T’U£ports port@0óendpointaV£Nport@1óendpointaW£Êqos@fe128000,rockchip,rk3568-qossysconóþ€ £+qos@fe138080,rockchip,rk3568-qossysconóþ€€ £:qos@fe138100,rockchip,rk3568-qossysconóþ� £;qos@fe138180,rockchip,rk3568-qossysconóþ�€ £<qos@fe148000,rockchip,rk3568-qossysconóþ€ £,qos@fe148080,rockchip,rk3568-qossysconóþ€€ £-qos@fe148100,rockchip,rk3568-qossysconóþ� £.qos@fe150000,rockchip,rk3568-qossysconóþ £8qos@fe158000,rockchip,rk3568-qossysconóþ€ £2qos@fe158100,rockchip,rk3568-qossysconóþ� £3qos@fe158180,rockchip,rk3568-qossysconóþ�€ £4qos@fe158200,rockchip,rk3568-qossysconóþ‚ £5qos@fe158280,rockchip,rk3568-qossysconóþ‚€ £6qos@fe158300,rockchip,rk3568-qossysconóþƒ £7qos@fe180000,rockchip,rk3568-qossysconóþ qos@fe190000,rockchip,rk3568-qossysconóþ £=qos@fe190280,rockchip,rk3568-qossysconóþ€ £Aqos@fe190300,rockchip,rk3568-qossysconóþ £Bqos@fe190380,rockchip,rk3568-qossysconóþ€ £Cqos@fe190400,rockchip,rk3568-qossysconóþ £Dqos@fe198000,rockchip,rk3568-qossysconóþ€ £9qos@fe1a8000,rockchip,rk3568-qossysconóþ€ £/qos@fe1a8080,rockchip,rk3568-qossysconóþ€€ £0qos@fe1a8100,rockchip,rk3568-qossysconóþ� £1dfi@fe230000,rockchip,rk3568-dfióþ# D ¢Xpcie@fe260000,rockchip,rk3568-pcie0óÀ@þ&ôWdbiapbconfig<DKJIHGAsyspmcmsglegacyerr¯(÷�‚ƒ„…$Âaclk_mstaclk_slvaclk_dbipclkauxçpciC¹`ÌYYYYÚëú Z Î Ópcie-phyïTbôôô ô à@¡qpipe 3okay´defaultª[ *\6]legacy-interrupt-controllerC. DH£Ymmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ+@ Db ÷°±Š‹Âbiuciuciu-driveciu-sample˜£ðÑ€Ôqreset3okayFP a"j´defaultª^_`au‚bŽmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ,@ Dc ÷²³Œ�Âbiuciuciu-driveciu-sample˜£ðÑ€Öqreset 3disabledspi@fe300000 ,rockchip,sfcóþ0@ De÷xvÂclk_sfchclk_sfcªc´default 3disabledmmc@fe310000,rockchip,rk3568-dwcmshcóþ1 D{}. ëÂn6(÷|zy{}Âcorebusaxiblocktimer3okayF›£ ë­¼´defaultªdefg‚Žrng@fe388000,rockchip,rk3568-rngóþ8€@÷po Âcoreahbm3okayi2s@fe400000,rockchip,rk3568-i2s-tdmóþ@ D4=A.FÏqFÏq÷?C9Âmclk_txmclk_rxhclkÿhÊtxPQ qtx-mrx-mZq3okay£ i2s@fe410000,rockchip,rk3568-i2s-tdmóþA D5EI.FÏqFÏq÷GK:Âmclk_txmclk_rxhclkÿhhÊrxtxRS qtx-mrx-mZ´default0ªijklmnopqrstq 3disabledi2s@fe420000,rockchip,rk3568-i2s-tdmóþB D6M.FÏq÷OO;Âmclk_txmclk_rxhclkÿhhÊtxrxTqtx-mZ´defaultªuvwxq 3disabledi2s@fe430000,rockchip,rk3568-i2s-tdmóþC D7÷SW<Âmclk_txmclk_rxhclkÿhhÊtxrxUV qtx-mrx-mZq 3disabledpdm@fe440000,rockchip,rk3568-pdmóþD DL÷ZYÂpdm_clkpdm_hclkÿh Êrxªyz{|}~´defaultXqpdm-mq 3disabledspdif@fe460000,rockchip,rk3568-spdifóþF Df Âmclkhclk÷_\ÿhÊtx´defaultªq 3disableddma-controller@fe530000,arm,pl330arm,primecellóþS@D Ô÷  Âapb_pclkë£%dma-controller@fe550000,arm,pl330arm,primecellóþU@DÔ÷  Âapb_pclkë£hi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþZ D/÷HG Âi2cpclkª€´default  3disabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ[ D0÷JI Âi2cpclkª�´default 3okayi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ\ D1÷LK Âi2cpclkª‚´default  3disabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ] D2÷NM Âi2cpclkªƒ´default  3disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ^ D3÷PO Âi2cpclkª„´default  3disabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtóþ` D•÷ Âtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spióþa Dg÷RQÂspiclkapb_pclkÿ%%Êtxrx´default ª…†‡  3disabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spióþb Dh÷TSÂspiclkapb_pclkÿ%%Êtxrx´default ªˆ‰Š  3disabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spióþc Di÷VUÂspiclkapb_pclkÿ%%Êtxrx´default ª‹Œ�  3disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spióþd Dj÷XWÂspiclkapb_pclkÿ%%Êtxrx´default ªŽ��  3disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartóþe Du÷Âbaudclkapb_pclkÿ%%ª‘´default 3disabledserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartóþf Dv÷# Âbaudclkapb_pclkÿ%%ª’´default3okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartóþg Dw÷'$Âbaudclkapb_pclkÿ%%ª“´default 3disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartóþh Dx÷+(Âbaudclkapb_pclkÿ%% ª”´default 3disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartóþi Dy÷/,Âbaudclkapb_pclkÿ% % ª•´default 3disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþj Dz÷30Âbaudclkapb_pclkÿ% % ª–´default 3disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþk D{÷74Âbaudclkapb_pclkÿ%%ª—´default 3disabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþl D|÷;8Âbaudclkapb_pclkÿ%%ª˜´default 3disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþm D}÷?<Âbaudclkapb_pclkÿ%%ª™´default 3disabledthermal-zonescpu-thermalöd è štripscpu_alert0 *p 6Ðîpassive£›cpu_alert1 *$ø 6Ðîpassivecpu_crit *s 6Ð îcriticalcooling-mapsmap0 A›0 F ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalö è štripsgpu-threshold *p 6Ðîpassivegpu-target *$ø 6Ðîpassive£œgpu-crit *s 6Ð îcriticalcooling-mapsmap0 Aœ F�ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcóþq Ds.f@ ®`÷Âtsadcapb_pclk�‚×Z Us´defaultsleepªž lŸ v3okay Œ ££šsaradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcóþr D]÷Âsaradcapb_pclk€ qsaradc-apb ¾3okay Рpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn÷ZY Âpwmpclkª¡´default 3disabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn÷ZY Âpwmpclkª¢´default 3disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn ÷ZY Âpwmpclkª£´default 3disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn0÷ZY Âpwmpclkª¤´default 3disabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo÷]\ Âpwmpclkª¥´default 3disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo÷]\ Âpwmpclkª¦´default 3disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo ÷]\ Âpwmpclkª§´default 3disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo0÷]\ Âpwmpclkª¨´default 3disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp÷`_ Âpwmpclkª©´default 3disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp÷`_ Âpwmpclkªª´default 3disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp ÷`_ Âpwmpclkª«´default 3disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp0÷`_ Âpwmpclkª¬´default 3disabledphy@fe830000,rockchip,rk3568-naneng-combphyóþƒ÷"} Ârefapbpipe".õáÇqphy Ü­ î® 3okay£phy@fe840000,rockchip,rk3568-naneng-combphyóþ„÷%~ Ârefapbpipe%.õáÉqphy Ü­ î¯ 3okay£phy@fe870000,rockchip,rk3568-csi-dphyóþ‡÷yÂpclk ºqapbZ 3disabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyóþ… Ârefpclk÷z ï qapb» 3disabled£Omipi-dphy@fe860000,rockchip,rk3568-dsi-dphyóþ† Ârefpclk÷{ ï qapb¼ 3disabled£Pusb2phy@fe8a0000,rockchip,rk3568-usb2phyóþŠ÷Âphyclk—clk_usbphy0_480m D‡ °Ü3okayhost-port 3okay ±£otg-port  3disabled£usb2phy@fe8b0000,rockchip,rk3568-usb2phyóþ‹÷Âphyclk—clk_usbphy1_480m Dˆ ²Ü3okayhost-port 3okay ±£otg-port 3okay ±£pinctrl,rockchip,rk3568-pinctrlZ¢X b£³gpio@fdd60000,rockchip,gpio-bankóýÖ D!÷.  * :³  F.C£"gpio@fe740000,rockchip,gpio-bankóþt D"÷cd * :³  F.Cgpio@fe750000,rockchip,gpio-bankóþu D#÷ef * :³@  F.C£\gpio@fe760000,rockchip,gpio-bankóþv D$÷gh * :³`  F.C£Àgpio@fe770000,rockchip,gpio-bankóþw D%÷ij * :³€  F.Cpcfg-pull-up R£¶pcfg-pull-none _£´pcfg-pull-none-drv-level-1 _ l£¸pcfg-pull-none-drv-level-2 _ l£·pcfg-pull-none-drv-level-3 _ l£»pcfg-pull-up-drv-level-1 R l£ºpcfg-pull-up-drv-level-2 R l£µpcfg-pull-none-smt _ {£¹acodecaudiopwmbt656bt1120camcan0can0m0-pins � ´ ´£Æcan1can1m0-pins �´´£Çcan2can2m0-pins � ´ ´£Ècifclk32kclk32k-out0 �´£cpuebcedpdpemmcemmc-bus8€ � µ µµµµµµµ£demmc-clk �µ£eemmc-cmd �µ£femmc-datastrobe �´£geth0eth1flashfspifspi-pins` �´´´´´´£cgmac0gmac1gpuhdmitxhdmitxm0-cec �´£Shdmitx-scl �´£Qhdmitx-sda �´£Ri2c0i2c0-xfer � ¹ ¹£ i2c1i2c1-xfer � ¹ ¹£€i2c2i2c2m1-xfer � ¹ ¹£�i2c3i2c3m0-xfer �¹¹£‚i2c4i2c4m0-xfer � ¹ ¹£ƒi2c5i2c5m0-xfer � ¹ ¹£„i2s1i2s1m0-lrckrx �´£li2s1m0-lrcktx �´£ki2s1m0-sclkrx �´£ji2s1m0-sclktx �´£ii2s1m0-sdi0 � ´£mi2s1m0-sdi1 � ´£ni2s1m0-sdi2 � ´£oi2s1m0-sdi3 �´£pi2s1m0-sdo0 �´£qi2s1m0-sdo1 �´£ri2s1m0-sdo2 � ´£si2s1m0-sdo3 � ´£ti2s2i2s2m0-lrcktx �´£vi2s2m0-sclktx �´£ui2s2m0-sdi �´£wi2s2m0-sdo �´£xi2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk �´£ypdmm0-clk1 �´£zpdmm0-sdi0 � ´£{pdmm0-sdi1 � ´£|pdmm0-sdi2 � ´£}pdmm0-sdi3 �´£~pmicpmic-int �¶£#pmupwm0pwm0m0-pins �´£'pwm1pwm1m0-pins �´£(pwm2pwm2m0-pins �´£)pwm3pwm3-pins �´£*pwm4pwm4-pins �´£¡pwm5pwm5-pins �´£¢pwm6pwm6-pins �´££pwm7pwm7-pins �´£¤pwm8pwm8m0-pins � ´£¥pwm9pwm9m0-pins � ´£¦pwm10pwm10m0-pins � ´£§pwm11pwm11m0-pins �´£¨pwm12pwm12m0-pins �´£©pwm13pwm13m0-pins �´£ªpwm14pwm14m0-pins �´£«pwm15pwm15m0-pins �´£¬refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ �µµµµ£^sdmmc0-clk �µ£_sdmmc0-cmd �µ£`sdmmc0-det �¶£asdmmc1sdmmc2spdifspdifm0-tx �´£spi0spi0m0-pins0 � ´´´£‡spi0m0-cs0 �´£…spi0m0-cs1 �´£†spi1spi1m0-pins0 � ´´´£Šspi1m0-cs0 �´£ˆspi1m0-cs1 �´£‰spi2spi2m0-pins0 �´´´£�spi2m0-cs0 �´£‹spi2m0-cs1 �´£Œspi3spi3m0-pins0 � ´´ ´£�spi3m0-cs0 �´£Žspi3m0-cs1 �´£�tsadctsadc-shutorg �´£žtsadc-pin �´£Ÿuart0uart0-xfer �¶¶£&uart1uart1m0-xfer � ¶ ¶£‘uart2uart2m0-xfer �¶¶£’uart3uart3m0-xfer �¶¶£“uart4uart4m0-xfer �¶¶£”uart5uart5m0-xfer �¶¶£•uart6uart6m0-xfer �¶¶£–uart7uart7m0-xfer �¶¶£—uart8uart8m0-xfer �¶¶£˜uart9uart9m0-xfer �¶¶£™vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2keysfactory �¶£Ìledsgreen-led �´£Íred-led �´£Îwork-led �´£Ïirpwm3-ir-m0 �´£Ëmmcsd-pwren �´£Ñpcielan-power-en �´£Ðlan-reseta �´£Âlan-resetb �´£¿wifi-perstn �´£[usbusb-power-en �´£Óopp-table-0,operating-points-v2 ž£opp-408000000 ©Q– ° øP øPŒ0 ¾œ@opp-600000000 ©#ÃF ° øP øPŒ0 ¾œ@opp-816000000 ©0£, ° øP øPŒ0 ¾œ@ Ïopp-1104000000 ©AÍ´ ° »  » Œ0 ¾œ@opp-1416000000 ©Tfr °£è£èŒ0 ¾œ@opp-1608000000 ©_Ø" °ÈàÈàŒ0 ¾œ@opp-1800000000 ©kIÒ °Œ0Œ0Œ0 ¾œ@opp-1992000000 ©v»‚ °Œ0Œ0Œ0 ¾œ@opp-table-1,operating-points-v2£Eopp-200000000 © ë ° øP øPB@opp-300000000 ©á£ ° øP øPB@opp-400000000 ©ׄ ° øP øPB@opp-600000000 ©#ÃF ° »  » B@opp-700000000 ©)¹' °~ð~ðB@opp-800000000 ©/¯ °B@B@B@sata@fc000000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü÷–—˜Âsatapmaliverxoob D^Î Ósata-phyÝï3okaysyscon@fdc70000$,rockchip,rk3568-pipe-phy-grfsysconóýÇ£Éqos@fe190080,rockchip,rk3568-qossysconóþ€ £>qos@fe190100,rockchip,rk3568-qossysconóþ £?qos@fe190200,rockchip,rk3568-qossysconóþ £@syscon@fdcb8000%,rockchip,rk3568-pcie3-phy-grfsysconóýË€£¼phy@fe8c0000,rockchip,rk3568-pcie3-phyóþŒ ÷&'wÂrefclk_mrefclk_npclk¾qphy Û¼3okay 죾pcie@fe270000,rockchip,rk3568-pcie ¯(÷ˆ‰Š‹Œ$Âaclk_mstaclk_slvaclk_dbipclkauxçpci<D Ÿž�œAsyspmcmsglegacyerrC¹`̽½½½Úëú Z ξ Ópcie-phyï0óÀ@@þ'òTbòòò ò à@@@Wdbiapbconfig±qpipe3okay´defaultª¿ *À6]legacy-interrupt-controller.C D�£½pcie@fe280000,rockchip,rk3568-pcie ¯ /(÷��‘’“$Âaclk_mstaclk_slvaclk_dbipclkauxçpci<D¥¤£¢¡AsyspmcmsglegacyerrC¹`ÌÁÁÁÁÚëú  Z  ξ Ópcie-phyï0óÀ€@þ(ðTbððð ð à€€@WdbiapbconfigÁqpipe3okay´defaultªÂ *\6]legacy-interrupt-controller.C D¢£Áethernet@fe2a0000&,rockchip,rk3568-gmacsnps,dwmac-4.20aóþ*DAmacirqeth_wake_irq@÷‚……¸´µ…¹WÂstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref× qstmmacethZ±ÃÁÒÄåÅø 3disabledmdio,snps,dwmac-mdio stmmac-axi-config £Ãrx-queues-config+£Äqueue0tx-queues-configA£Åqueue0can@fe570000,rockchip,rk3568v2-canfdóþW D÷A@ ÂbaudpclkUT qcoreapb´defaultªÆ 3disabledcan@fe580000,rockchip,rk3568v2-canfdóþX D÷CB ÂbaudpclkWV qcoreapb´defaultªÇ 3disabledcan@fe590000,rockchip,rk3568v2-canfdóþY D÷ED ÂbaudpclkYX qcoreapb´defaultªÈ 3disabledphy@fe820000,rockchip,rk3568-naneng-combphyóþ‚÷| Ârefapbpipe.õáÅqphy Ü­ îÉ 3okay£chosen ÷serial2:1500000n8hdmi-con,hdmi-connectorîaportendpointaÊ£Wir-receiver,gpio-ir-receiver 0"´defaultªËkeys ,gpio-keys´defaultªÌbutton-factory factory ˜ 0" 2leds ,gpio-leds´default ªÍÎÏled-0 & ,wan 0À 5netdevled-1 & ,disk 0Àled-2 & ,status 0À 5default-onregulator-0v9-vcc-2g5,regulator-fixed „vcc0v9_2g5“§¹ » Ñ » þ!regulator-12v-vcc-dcinp,regulator-fixed „vcc12v_dcinp“§¹·Ñ·£Òregulator-3v3-vcc-pi6c-05,regulator-fixed K 0"´defaultªÐ„vcc3v3_pi6c_05¹2Z Ñ2Z þ!£]regulator-3v3-vcc-sd,regulator-fixed K 0"´defaultªÑ „vcc3v3_sd¹2Z Ñ2Z þ$£bregulator-3v3-vcc-sys,regulator-fixed „vcc3v3_sys“§¹2Z Ñ2Z þ!£$regulator-5v0-vcc-sys,regulator-fixed „vcc5v0_sys“§¹LK@ÑLK@þÒ£!regulator-5v0-vcc-usb30-otg0,regulator-fixed K 0"´defaultªÓ„vcc5v0_usb30_otg0¹LK@ÑLK@þ!£± interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3mmc0mmc1device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspendsystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpoint#sound-dai-cellsavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesreset-gpiosvpcie3v3-supplybus-widthcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr50vmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vnon-removabledma-namesarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfphy-supplygpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrockchip,phy-grfdata-lanesstdout-pathlabellinux,codedebounce-intervalcolorfunctionlinux,default-triggerenable-active-high