Ð þíÈÒ8¿( ʾÐ ,,asus,rk3566-tinker-board-3srockchip,rk35667Asus Tinker Board 3Saliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/mmc@fe2b0000â/mmc@fe310000cpus cpu@0çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@100çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@200çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ cpu@300çcpu,arm,cortex-a55ó÷þ psci€(@:€G€T@f€s„˜£ l3-cache,cache«·*@<£display-subsystem,rockchip,display-subsystemÅfirmwarescmi ,arm,scmi-smcË‚Ö protocol@14óÜ£hdmi-sound,simple-audio-cardéHDMIi2s 3disabledsimple-audio-card,codec:simple-audio-card,cpu: pmu,arm,cortex-a55-pmu0DäåæçO psci ,arm,psci-1.0smcreserved-memory bshmem@10f000,arm,scmi-shmemóði£timer,arm,armv8-timer0D   pxin24m ,fixed-clock‡n6—xin24mÜ£xin32k ,fixed-clock‡€—xin32kª´defaultÜsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü@÷›œ�Âsatapmaliverxoob D_Î Ósata-phyÝï 3disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahcióü€÷ ¡¢Âsatapmaliverxoob D`Î Ósata-phyÝï 3disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3óüÀ@ D©÷¦§¥Âref_clksuspend_clkbus_clkýotg utmi_wideï” 3disabledÎ Óusb2-phy. 5high-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3óý@ Dª÷©ª¨Âref_clksuspend_clkbus_clkýhost ÎÓusb2-phyusb3-phy utmi_wideï• 3disabledinterrupt-controller@fd400000 ,arm,gic-v3 óý@ýF D CXiýAs(~b �£msi-controller@fd440000,arm,gic-v3-itsóýD�~�£Lusb@fd800000 ,generic-ehcióý€ D‚÷½¾¼ÎÓusb3okayusb@fd840000 ,generic-ohcióý„ Dƒ÷½¾¼ÎÓusb3okayusb@fd880000 ,generic-ehcióýˆ D…÷¿À¼ÎÓusb3okayusb@fd8c0000 ,generic-ohcióýŒ D†÷¿À¼ÎÓusb3okaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdóý£Jio-domains&,rockchip,rk3568-pmu-io-voltage-domain 3disabledsyscon@fdc50000óýÅ ,rockchip,rk3566-pipe-grfsyscon£ syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdóýÆ£syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconóýÈ£¡syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconóýÉ£¢syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconóýÊ€££syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconóýÊ€€£¥clock-controller@fdd00000,rockchip,rk3568-pmucruóýÐܨ£clock-controller@fdd20000,rockchip,rk3568-cruóýÒ÷Âxin24mܨµ Å€G†Œ ëÂÚñ£i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cóýÔ D.÷- Âi2cpclkª´default 3okaypmic@20,rockchip,rk809ó µHÚ–Ü÷HÂmclk—rk809-clkout1rk809-clkout2D´defaultªþ'5AMYeq}‰•regulatorsDCDC_REG5¡vcc_1v8°ÄÖw@îw@£Yregulator-state-memSWITCH_REG1¡vcc_3v3°Ä£Xregulator-state-memSWITCH_REG2 ¡vcc3v3_sd°Ä£Qregulator-state-memLDO_REG5 ¡vccio_sd°ÄÖw@î2Z £Rregulator-state-memregulator@40,silergy,syr827ó@¡vdd_cpu°ÄÖ ª0îO€<üQ£regulator-state-memserial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartóýÕ Dt÷ ,Âbaudclkapb_pclk\ ª!´defaultan 3disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×÷ 0 Âpwmpclkª"´defaultx 3disabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×÷ 0 Âpwmpclkª#´defaultx 3disabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý× ÷ 0 Âpwmpclkª$´defaultx 3disabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóý×0÷ 0 Âpwmpclkª%´defaultx 3disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdóýÙpower-controller!,rockchip,rk3568-power-controllerƒ £power-domain@7ó÷—&ƒpower-domain@8ó÷ÌÍ —'()ƒpower-domain@9ó ÷ÚÛÜ —*+,ƒpower-domain@10ó ÷ñò—-./012ƒpower-domain@11ó ÷í—3ƒpower-domain@13÷ó —4ƒpower-domain@14ó÷ —567ƒpower-domain@15ó÷—89:;<ƒgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostóýæ@$D()' žjobmmugpu÷Âgpubusþï 3disabled„=£‘video-codec@fdea0400,rockchip,rk3568-vpuóýê D‹žvdpu÷îï Âaclkhclk®>ï iommu@fdea0800,rockchip,rk3568-iommuóýê@ DŠ Âaclkiface÷îïï µ£>rga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaóýë€ DZ÷óôõÂaclkhclksclk&$% Âcoreaxiahbï video-codec@fdee0000,rockchip,rk3568-vepuóýî D@÷ýþ Âaclkhclk®?ï iommu@fdee0800,rockchip,rk3568-iommuóýî@ D?÷ýþ Âaclkifaceï µ£?video-capture@fdfe0000,rockchip,rk3568-vicapóýþ D’µÐÅᣠ÷ÎÏÐÑÂaclkhclkdclkiclk®@ï(÷øùûúÂarsthrstdrstprstirstñ 3disabledports port@0óport@1óiommu@fdfe0800,rockchip,rk3568-iommuóýþ D’÷ÎÏ ÂaclkifaceµïÎ 3disabled£@mmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ@ Dd ÷ÁÂŽ�Âbiuciuciu-driveciu-sampleéôðÑ€ëÂreset 3disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aóþD žmacirqeth_wake_irq@÷†‰‰ÇÃĉÈWÂstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì ÂstmmacethñA#B6CI 3disabledmdio,snps,dwmac-mdio stmmac-axi-configR\l£Arx-queues-config|£Bqueue0tx-queues-config’£Cqueue0vop@fe040000 óþ0þ@¨vopgamma-lut D”(÷ÝÞßàá%Âaclkhclkdclk_vp0dclk_vp1dclk_vp2®Dï ñ 3disabled,rockchip,rk3566-vopports £port@0ó port@1ó port@2ó iommu@fe043e00,rockchip,rk3568-iommu óþ>þ? D”÷ÝÞ Âaclkifaceµï  3disabled£Ddsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsióþ DDÂpclk÷èÓdphyÎEï Âapbñ 3disabledports port@0óport@1ódsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsióþ DEÂpclk÷éÓdphyÎFï Âapbñ 3disabledports port@0óport@1óhdmi@fe0a0000,rockchip,rk3568-dw-hdmióþ  D-(÷æç“(ÚÂiahbisfrcecref´default ªGHIï añþ 3disabled£ports port@0óport@1óqos@fe128000,rockchip,rk3568-qossysconóþ€ £&qos@fe138080,rockchip,rk3568-qossysconóþ€€ £5qos@fe138100,rockchip,rk3568-qossysconóþ� £6qos@fe138180,rockchip,rk3568-qossysconóþ�€ £7qos@fe148000,rockchip,rk3568-qossysconóþ€ £'qos@fe148080,rockchip,rk3568-qossysconóþ€€ £(qos@fe148100,rockchip,rk3568-qossysconóþ� £)qos@fe150000,rockchip,rk3568-qossysconóþ £3qos@fe158000,rockchip,rk3568-qossysconóþ€ £-qos@fe158100,rockchip,rk3568-qossysconóþ� £.qos@fe158180,rockchip,rk3568-qossysconóþ�€ £/qos@fe158200,rockchip,rk3568-qossysconóþ‚ £0qos@fe158280,rockchip,rk3568-qossysconóþ‚€ £1qos@fe158300,rockchip,rk3568-qossysconóþƒ £2qos@fe180000,rockchip,rk3568-qossysconóþ qos@fe190000,rockchip,rk3568-qossysconóþ £8qos@fe190280,rockchip,rk3568-qossysconóþ€ £9qos@fe190300,rockchip,rk3568-qossysconóþ £:qos@fe190380,rockchip,rk3568-qossysconóþ€ £;qos@fe190400,rockchip,rk3568-qossysconóþ £<qos@fe198000,rockchip,rk3568-qossysconóþ€ £4qos@fe1a8000,rockchip,rk3568-qossysconóþ€ £*qos@fe1a8080,rockchip,rk3568-qossysconóþ€€ £+qos@fe1a8100,rockchip,rk3568-qossysconóþ� £,dfi@fe230000,rockchip,rk3568-dfióþ# D ²Jpcie@fe260000,rockchip,rk3568-pcie0óÀ@þ&ô¨dbiapbconfig<DKJIHGžsyspmcmsglegacyerr¿(÷�‚ƒ„…$Âaclk_mstaclk_slvaclk_dbipclkauxçpciXÉ`ÜKKKKêû (L0Î Ópcie-phyïTbôôô ô à@¡Âpipe  3disabledlegacy-interrupt-controllerXC DH£Kmmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ+@ Db ÷°±Š‹Âbiuciuciu-driveciu-sampleéôðÑ€ÔÂreset3okay:DU´defaultªMNOP`QlRmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcóþ,@ Dc ÷²³Œ�Âbiuciuciu-driveciu-sampleéôðÑ€ÖÂreset 3disabledspi@fe300000 ,rockchip,sfcóþ0@ De÷xvÂclk_sfchclk_sfcªS´default 3disabledmmc@fe310000,rockchip,rk3568-dwcmshcóþ1 Dµ{}Å ëÂn6(÷|zy{}Âcorebusaxiblocktimer3okay:yô 닚´defaultªTUVW`XlYrng@fe388000,rockchip,rk3568-rngóþ8€@÷po Âcoreahbm 3disabledi2s@fe400000,rockchip,rk3568-i2s-tdmóþ@ D4µ=AÅFÏqFÏq÷?C9Âmclk_txmclk_rxhclk\Z¨txPQ Âtx-mrx-mñþ 3disabled£ i2s@fe410000,rockchip,rk3568-i2s-tdmóþA D5µEIÅFÏqFÏq÷GK:Âmclk_txmclk_rxhclk\ZZ¨rxtxRS Âtx-mrx-mñ´default0ª[\]^_`abcdefþ 3disabledi2s@fe420000,rockchip,rk3568-i2s-tdmóþB D6µMÅFÏq÷OO;Âmclk_txmclk_rxhclk\ZZ¨txrxTÂtx-mñ´defaultªghijþ 3disabledi2s@fe430000,rockchip,rk3568-i2s-tdmóþC D7÷SW<Âmclk_txmclk_rxhclk\ZZ¨txrxUV Âtx-mrx-mñþ 3disabledpdm@fe440000,rockchip,rk3568-pdmóþD DL÷ZYÂpdm_clkpdm_hclk\Z ¨rxªklmnop´defaultXÂpdm-mþ 3disabledspdif@fe460000,rockchip,rk3568-spdifóþF Df Âmclkhclk÷_\\Z¨tx´defaultªqþ 3disableddma-controller@fe530000,arm,pl330arm,primecellóþS@D ²÷  Âapb_pclkÉ£ dma-controller@fe550000,arm,pl330arm,primecellóþU@D²÷  Âapb_pclkÉ£Zi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþZ D/÷HG Âi2cpclkªr´default  3disabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ[ D0÷JI Âi2cpclkªs´default 3okayeeprom@50 ,atmel,24c08óP´defaultªtrtc@6f ,isil,isl1208óožirq Ô´defaultªui2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ\ D1÷LK Âi2cpclkªv´default  3disabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ] D2÷NM Âi2cpclkªw´default  3disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cóþ^ D3÷PO Âi2cpclkªx´default  3disabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtóþ` D•÷ Âtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spióþa Dg÷RQÂspiclkapb_pclk\  ¨txrx´default ªyz{  3disabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spióþb Dh÷TSÂspiclkapb_pclk\  ¨txrx´default ª|}~  3disabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spióþc Di÷VUÂspiclkapb_pclk\  ¨txrx´default ª€�  3disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spióþd Dj÷XWÂspiclkapb_pclk\  ¨txrx´default ª‚ƒ„  3disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartóþe Du÷Âbaudclkapb_pclk\  ª…´defaultan 3disabledserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartóþf Dv÷# Âbaudclkapb_pclk\  ª†´defaultan3okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartóþg Dw÷'$Âbaudclkapb_pclk\  ª‡´defaultan 3disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartóþh Dx÷+(Âbaudclkapb_pclk\  ªˆ´defaultan 3disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartóþi Dy÷/,Âbaudclkapb_pclk\ ª‰´defaultan 3disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþj Dz÷30Âbaudclkapb_pclk\ ªŠ´defaultan 3disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþk D{÷74Âbaudclkapb_pclk\  ª‹´defaultan 3disabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþl D|÷;8Âbaudclkapb_pclk\  ªŒ´defaultan 3disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartóþm D}÷?<Âbaudclkapb_pclk\  ª�´defaultan 3disabledthermal-zonescpu-thermalèdþè Žtripscpu_alert0p(Ðîpassive£�cpu_alert1$ø(Ðîpassivecpu_crits(Ð îcriticalcooling-mapsmap03�08 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalèþè Žtripsgpu-thresholdp(Ðîpassivegpu-target$ø(Ðîpassive£�gpu-crits(Ð îcriticalcooling-mapsmap03� 8‘ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcóþq DsµÅf@ ®`÷Âtsadcapb_pclk�‚×ñGs´defaultsleepª’^“h 3disabled£Žsaradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcóþr D]÷Âsaradcapb_pclk€ Âsaradc-apb~ 3disabledpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn÷ZY Âpwmpclkª”´defaultx 3disabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn÷ZY Âpwmpclkª•´defaultx 3disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn ÷ZY Âpwmpclkª–´defaultx 3disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþn0÷ZY Âpwmpclkª—´defaultx 3disabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo÷]\ Âpwmpclkª˜´defaultx 3disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo÷]\ Âpwmpclkª™´defaultx 3disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo ÷]\ Âpwmpclkªš´defaultx 3disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþo0÷]\ Âpwmpclkª›´defaultx 3disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp÷`_ Âpwmpclkªœ´defaultx 3disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp÷`_ Âpwmpclkª�´defaultx 3disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp ÷`_ Âpwmpclkªž´defaultx 3disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmóþp0÷`_ ÂpwmpclkªŸ´defaultx 3disabledphy@fe830000,rockchip,rk3568-naneng-combphyóþƒ÷"} Ârefapbpipeµ"ÅõáÇÂphy� ¢¡¸ 3disabled£phy@fe840000,rockchip,rk3568-naneng-combphyóþ„÷%~ Ârefapbpipeµ%ÅõáÉÂphy� ¢¢¸ 3disabled£phy@fe870000,rockchip,rk3568-csi-dphyóþ‡÷yÂpclk¸ºÂapbñ 3disabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyóþ… Ârefpclk÷z¸ï Âapb» 3disabled£Emipi-dphy@fe860000,rockchip,rk3568-dsi-dphyóþ† Ârefpclk÷{¸ï Âapb¼ 3disabled£Fusb2phy@fe8a0000,rockchip,rk3568-usb2phyóþŠ÷Âphyclk—clk_usbphy0_480m D‡ãÜ3okay£host-port¸3okayÓ¤£otg-port¸ 3disabled£usb2phy@fe8b0000,rockchip,rk3568-usb2phyóþ‹÷Âphyclk—clk_usbphy1_480m DˆÃ¥Ü3okayhost-port¸3okayÓ¤£otg-port¸ 3disabled£pinctrl,rockchip,rk3568-pinctrlñ²J b£¦gpio@fdd60000,rockchip,gpio-bankóýÖ D!÷. Þî¦ úCX£gpio@fe740000,rockchip,gpio-bankóþt D"÷cdÞî¦ úCXgpio@fe750000,rockchip,gpio-bankóþu D#÷efÞî¦@ úCXgpio@fe760000,rockchip,gpio-bankóþv D$÷ghÞî¦` úCXgpio@fe770000,rockchip,gpio-bankóþw D%÷ijÞ úCXpcfg-pull-up £©pcfg-pull-none £§pcfg-pull-none-drv-level-1  £«pcfg-pull-none-drv-level-2  £ªpcfg-pull-none-drv-level-3  £®pcfg-pull-up-drv-level-1  £­pcfg-pull-up-drv-level-2  £¨pcfg-pull-none-smt  /£¬acodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 D§£cpuebcedpdpemmcemmc-bus8€ D ¨ ¨¨¨¨¨¨¨£Temmc-clk D¨£Uemmc-cmd D¨£Vemmc-datastrobe D§£Weth0eth1flashfspifspi-pins` D§§§§§§£Sgmac0gmac1gpuhdmitxhdmitxm0-cec D§£Ihdmitx-scl D§£Ghdmitx-sda D§£Hi2c0i2c0-xfer D ¬ ¬£i2c1i2c1-xfer D ¬ ¬£ri2c2i2c2m0-xfer D ¬¬£si2c3i2c3m0-xfer D¬¬£vi2c4i2c4m0-xfer D ¬ ¬£wi2c5i2c5m0-xfer D ¬ ¬£xi2s1i2s1m0-lrckrx D§£^i2s1m0-lrcktx D§£]i2s1m0-mclk D§£i2s1m0-sclkrx D§£\i2s1m0-sclktx D§£[i2s1m0-sdi0 D §£_i2s1m0-sdi1 D §£`i2s1m0-sdi2 D §£ai2s1m0-sdi3 D§£bi2s1m0-sdo0 D§£ci2s1m0-sdo1 D§£di2s1m0-sdo2 D §£ei2s1m0-sdo3 D §£fi2s2i2s2m0-lrcktx D§£hi2s2m0-sclktx D§£gi2s2m0-sdi D§£ii2s2m0-sdo D§£ji2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk D§£kpdmm0-clk1 D§£lpdmm0-sdi0 D §£mpdmm0-sdi1 D §£npdmm0-sdi2 D §£opdmm0-sdi3 D§£ppmicpmic-int-l D©£pmupwm0pwm0m0-pins D§£"pwm1pwm1m0-pins D§£#pwm2pwm2m0-pins D§£$pwm3pwm3-pins D§£%pwm4pwm4-pins D§£”pwm5pwm5-pins D§£•pwm6pwm6-pins D§£–pwm7pwm7-pins D§£—pwm8pwm8m0-pins D §£˜pwm9pwm9m0-pins D §£™pwm10pwm10m0-pins D §£špwm11pwm11m0-pins D§£›pwm12pwm12m0-pins D§£œpwm13pwm13m0-pins D§£�pwm14pwm14m0-pins D§£žpwm15pwm15m0-pins D§£Ÿrefclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ D¨¨¨¨£Msdmmc0-clk D¨£Nsdmmc0-cmd D¨£Osdmmc0-det D©£Psdmmc1sdmmc2spdifspdifm0-tx D§£qspi0spi0m0-pins0 D §§§£{spi0m0-cs0 D§£yspi0m0-cs1 D§£zspi1spi1m0-pins0 D §§§£~spi1m0-cs0 D§£|spi1m0-cs1 D§£}spi2spi2m0-pins0 D§§§£�spi2m0-cs0 D§£spi2m0-cs1 D§£€spi3spi3m0-pins0 D §§ §£„spi3m0-cs0 D§£‚spi3m0-cs1 D§£ƒtsadctsadc-shutorg D§£’tsadc-pin D§£“uart0uart0-xfer D©©£!uart1uart1m0-xfer D © ©£…uart2uart2m0-xfer D©©£†uart3uart3m0-xfer D©©£‡uart4uart4m0-xfer D©©£ˆuart5uart5m0-xfer D©©£‰uart6uart6m0-xfer D©©£Šuart7uart7m0-xfer D©©£‹uart8uart8m0-xfer D©©£Œuart9uart9m0-xfer D©©£�vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2eepromeeprom-wc-n D©£trtcrtcic-int-l D©£uusbu2-a-vbus-en D§£°u3-a-vbus-en D§opp-table-0,operating-points-v2 R£opp-408000000 ]Q– d øP øPŒ0 rœ@opp-600000000 ]#ÃF d øP øPŒ0 rœ@opp-816000000 ]0£, d øP øPŒ0 rœ@ ƒopp-1104000000 ]AÍ´ d »  » Œ0 rœ@opp-1416000000 ]Tfr d£è£èŒ0 rœ@opp-1608000000 ]_Ø" dÈàÈàŒ0 rœ@opp-1800000000 ]kIÒ dŒ0Œ0Œ0 rœ@opp-table-1,operating-points-v2£=opp-200000000 ] ë d øP øPB@opp-300000000 ]ᣠd øP øPB@opp-400000000 ]ׄ d øP øPB@opp-600000000 ]#ÃF d »  » B@opp-700000000 ])¹' d~ð~ðB@opp-800000000 ]/¯ dB@B@B@chosen �serial2:1500000n8gpio-leds ,gpio-ledsact-led › ¡mmc1rsv-led › ¡noneregulator-3v3-vcc-sys,regulator-fixed ¡vcc3v3_sys°ÄÖ2Z î2Z Q¯£regulator-5v0-vcc-sys,regulator-fixed ¡vcc5v0_sys°ÄÖLK@îLK@£¯regulator-5v0-vcc-usb-host,regulator-fixed · ›´defaultª°¡vcc5v0_usb_hostÖLK@îLK@Q¯£¤ interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3mmc1mmc0device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cells#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grf#sound-dai-cellssystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-off-in-suspendfcs,suspend-voltage-selectorregulator-ramp-delayvin-supplydmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesbus-widthcap-sd-highspeeddisable-wpvmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vnon-removabledma-namesarm,pl330-periph-burst#dma-cellsinterrupts-extendedpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cells#io-channel-cellsrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfphy-supplygpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathgpioslinux,default-triggerenable-active-high