Ð þíßw8Ó4( CÒü ,radxa,rock-3crockchip,rk35667Radxa ROCK 3Caliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe310000ì/mmc@fe2b0000ñ/mmc@fe2c0000cpus cpu@0öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@100öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@200öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@300öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² l3-cache,cacheºÆ,9@K²display-subsystem,rockchip,display-subsystemÔfirmwarescmi ,arm,scmi-smcÚ‚å protocol@14ë²hdmi-sound,simple-audio-cardøHDMIi2s(Bokaysimple-audio-card,codecIsimple-audio-card,cpuI pmu,arm,cortex-a55-pmu0Säåæç^ psci ,arm,psci-1.0#smcreserved-memory qshmem@10f000,arm,scmi-shmemðx²timer,arm,armv8-timer0S   xin24m ,fixed-clock–n6¦xin24më²xin32k ,fixed-clock–€¦xin32k¹Ãdefaultësata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@›œ�Ñsatapmaliverxoob S_Ý âsata-phyìþ Bdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€ ¡¢Ñsatapmaliverxoob S`Ý âsata-phyìþ Bdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@ S©¦§¥Ñref_clksuspend_clkbus_clk host utmi_wideþ”$BokayÝ âusb2-phy= Dhigh-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@ Sª©ª¨Ñref_clksuspend_clkbus_clk host Ýâusb2-phyusb3-phy utmi_wideþ•$Bokayinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF S RgxýA‚(�q œ²msi-controller@fd440000,arm,gic-v3-itsýDœ�¬²busb@fd800000 ,generic-ehciý€ S‚½¾¼ÝâusbBokayusb@fd840000 ,generic-ohciý„ Sƒ½¾¼ÝâusbBokayusb@fd880000 ,generic-ehciýˆ S…¿À¼ÝâusbBokayusb@fd8c0000 ,generic-ohciýŒ S†¿À¼ÝâusbBokaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdý²`io-domains&,rockchip,rk3568-pmu-io-voltage-domainBokay·ÅÓáïý 'syscon@fdc50000ýÅ ,rockchip,rk3566-pipe-grfsyscon²²syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýƲ syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýȲ³syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýɲ´syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€²µsyscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€²¸clock-controller@fdd00000,rockchip,rk3568-pmucruýÐë5²clock-controller@fdd20000,rockchip,rk3568-cruýÒÑxin24më5B R€G†Œ ëÂg~ ²i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ S.- Ñi2cpclk¹!Ãdefault Bokayregulator@1c ,tcs,tcs4525‹¨vdd_cpu·ËÝ 5õŒ0 ü""²regulator-state-mem-pmic@20,rockchip,rk809 #S¦rk808-clkout1rk808-clkout2Ãdefault¹$%F^&j&v&‚&Ž&š&¦&²&¾&Êë²ÄregulatorsDCDC_REG1 ¨vdd_logic·ËØÝ¡ õ™p qregulator-state-mem-ï » DCDC_REG2¨vdd_gpu·ËØÝ¡ õ™p q²Eregulator-state-mem-ï » DCDC_REG3¨vcc_ddr·ËØregulator-state-mem DCDC_REG4¨vdd_npuØÝ¡ õ™p qregulator-state-mem-DCDC_REG5¨vcc_1v8·ËÝw@õw@²regulator-state-mem-LDO_REG1¨vdda0v9_imageÝ » õ » ²\regulator-state-mem-LDO_REG2 ¨vdda_0v9·ËÝ » õ » regulator-state-mem-LDO_REG3 ¨vdda0v9_pmu·ËÝ » õ » regulator-state-mem ï » LDO_REG4 ¨vccio_acodec·ËÝ2Z õ2Z ²regulator-state-mem-LDO_REG5 ¨vccio_sdÝw@õ2Z ²regulator-state-mem-LDO_REG6 ¨vcc3v3_pmu·ËÝ2Z õ2Z ²regulator-state-mem ï2Z LDO_REG7 ¨vcca_1v8·ËÝw@õw@²¥regulator-state-mem-LDO_REG8 ¨vcca1v8_pmu·ËÝw@õw@²regulator-state-mem ïw@LDO_REG9¨vcca1v8_imageÝw@õw@²]regulator-state-mem-SWITCH_REG1¨vcc_3v3·Ë²regulator-state-mem-SWITCH_REG2 ¨vcc3v3_sdregulator-state-mem-eeprom@50,belling,bl24c16aatmel,24c16P#,6serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ St ,Ñbaudclkapb_pclkA''¹(ÃdefaultFS Bdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ñpwmpclk¹)Ãdefault] Bdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ñpwmpclk¹*Ãdefault] Bdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 Ñpwmpclk¹+Ãdefault] Bdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0 0 Ñpwmpclk¹,Ãdefault] Bdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controllerh ²power-domain@7|-hpower-domain@8ÌÍ |./0hpower-domain@9 ÚÛÜ |123hpower-domain@10 ñò|456789hpower-domain@11 í|:hpower-domain@13 |;hpower-domain@14 |<=>hpower-domain@15|?@ABChgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$S()' ƒjobmmugpuÑgpubus þBokay“D“E²¢video-codec@fdea0400,rockchip,rk3568-vpuýê S‹ƒvdpuîï ÑaclkhclkŸFþ iommu@fdea0800,rockchip,rk3568-iommuýê@ SŠ Ñaclkifaceîïþ ¦²Frga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýë€ SZóôõÑaclkhclksclk&$% ³coreaxiahbþ video-codec@fdee0000,rockchip,rk3568-vepuýî S@ýþ ÑaclkhclkŸGþ iommu@fdee0800,rockchip,rk3568-iommuýî@ S?ýþ Ñaclkifaceþ ¦²Gvideo-capture@fdfe0000,rockchip,rk3568-vicapýþ S’BÐRᣠÎÏÐÑÑaclkhclkdclkiclkŸHþ(÷øùûú³arsthrstdrstprstirst~  Bdisabledports port@0port@1iommu@fdfe0800,rockchip,rk3568-iommuýþ S’ÎÏ Ñaclkiface¦þ¿ Bdisabled²Hmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@ Sd ÁÂŽ�Ñbiuciuciu-driveciu-sampleÚåðÑ€ë³reset Bdisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþS ƒmacirqeth_wake_irq@†‰‰ÇÃĉÈWÑstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì ³stmmaceth~ óIJ'K:BokayB‰† g‡LCinputPM [rgmii-iddÃdefault¹NOPQRSmdio,snps,dwmac-mdio ethernet-phy@1,ethernet-phy-ieee802.3-c22oN †  ‘T²Mstmmac-axi-config�§·²Irx-queues-configDzJqueue0tx-queues-configݲKqueue0vop@fe040000 þ0þ@óvopgamma-lut S”(ÝÞßàá%Ñaclkhclkdclk_vp0dclk_vp1dclk_vp2ŸUþ ~ Bokay,rockchip,rk3566-vopBßàgports ²port@0 endpoint@2ýV²^port@1 port@2 iommu@fe043e00,rockchip,rk3568-iommu þ>þ? S”ÝÞ Ñaclkiface¦þ Bokay²Udsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ SDÑpclkèâdphyÝWþ ³apb~  Bdisabledports port@0port@1dsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ SEÑpclkéâdphyÝXþ ³apb~  Bdisabledports port@0port@1hdmi@fe0a0000,rockchip,rk3568-dw-hdmiþ  S-(æç“(ÚÑiahbisfrcecrefÃdefault ¹YZ[þ F~  Bokay\.]²ports port@0endpointý^²Vport@1endpointý_²Âqos@fe128000,rockchip,rk3568-qossysconþ€ ²-qos@fe138080,rockchip,rk3568-qossysconþ€€ ²<qos@fe138100,rockchip,rk3568-qossysconþ� ²=qos@fe138180,rockchip,rk3568-qossysconþ�€ ²>qos@fe148000,rockchip,rk3568-qossysconþ€ ².qos@fe148080,rockchip,rk3568-qossysconþ€€ ²/qos@fe148100,rockchip,rk3568-qossysconþ� ²0qos@fe150000,rockchip,rk3568-qossysconþ ²:qos@fe158000,rockchip,rk3568-qossysconþ€ ²4qos@fe158100,rockchip,rk3568-qossysconþ� ²5qos@fe158180,rockchip,rk3568-qossysconþ�€ ²6qos@fe158200,rockchip,rk3568-qossysconþ‚ ²7qos@fe158280,rockchip,rk3568-qossysconþ‚€ ²8qos@fe158300,rockchip,rk3568-qossysconþƒ ²9qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ ²?qos@fe190280,rockchip,rk3568-qossysconþ€ ²@qos@fe190300,rockchip,rk3568-qossysconþ ²Aqos@fe190380,rockchip,rk3568-qossysconþ€ ²Bqos@fe190400,rockchip,rk3568-qossysconþ ²Cqos@fe198000,rockchip,rk3568-qossysconþ€ ²;qos@fe1a8000,rockchip,rk3568-qossysconþ€ ²1qos@fe1a8080,rockchip,rk3568-qossysconþ€€ ²2qos@fe1a8100,rockchip,rk3568-qossysconþ� ²3dfi@fe230000,rockchip,rk3568-dfiþ# S >`pcie@fe260000,rockchip,rk3568-pcie0À@þ&ôódbiapbconfig<SKJIHGƒsyspmcmsglegacyerrK(�‚ƒ„…$Ñaclk_mstaclk_slvaclk_dbipclkauxöpcigU`haaaav‡–¥´b¼Ý âpcie-phyþTqôôô ô à@¡³pipe BokayÃdefault¹c ‘d Æelegacy-interrupt-controllergR SH²ammc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@ Sb °±Š‹Ñbiuciuciu-driveciu-sampleÚåðÑ€Ô³resetBokayÖàñÃdefault¹fghiü & mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@ Sc ²³Œ�Ñbiuciuciu-driveciu-sampleÚåðÑ€Ö³resetBokayÖà " / Ej PÃdefault ¹klm ^ & spi@fe300000 ,rockchip,sfcþ0@ SexvÑclk_sfchclk_sfc¹nÃdefaultBokay flash@0,jedec,spi-nor l2ê ~ �6mmc@fe310000,rockchip,rk3568-dwcmshcþ1 SB{}R ëÂn6(|zy{}ÑcorebusaxiblocktimerBokayÖå ë   PÃdefault¹opqr  rng@fe388000,rockchip,rk3568-rngþ8€@po Ñcoreahbm Bdisabledi2s@fe400000,rockchip,rk3568-i2s-tdmþ@ S4B=ARFÏqFÏq?C9Ñmclk_txmclk_rxhclkAs ¯txPQ ³tx-mrx-m~  Bokay² i2s@fe410000,rockchip,rk3568-i2s-tdmþA S5BEIRFÏqFÏqGK:Ñmclk_txmclk_rxhclkAss ¯rxtxRS ³tx-mrx-m~ Ãdefault¹tuvw Bokay ¹i2s@fe420000,rockchip,rk3568-i2s-tdmþB S6BMRFÏqOO;Ñmclk_txmclk_rxhclkAss ¯txrxT³tx-m~ Ãdefault¹xyz{  Bdisabledi2s@fe430000,rockchip,rk3568-i2s-tdmþC S7SW<Ñmclk_txmclk_rxhclkAss ¯txrxUV ³tx-mrx-m~   Bdisabledpdm@fe440000,rockchip,rk3568-pdmþD SLZYÑpdm_clkpdm_hclkAs  ¯rx¹|}~€�ÃdefaultX³pdm-m  Bdisabledspdif@fe460000,rockchip,rk3568-spdifþF Sf Ñmclkhclk_\As ¯txÃdefault¹‚  Bdisableddma-controller@fe530000,arm,pl330arm,primecellþS@S  Ô  Ñapb_pclk ë²'dma-controller@fe550000,arm,pl330arm,primecellþU@S Ô  Ñapb_pclk ë²si2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ S/HG Ñi2cpclk¹ƒÃdefault  Bdisabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[ S0JI Ñi2cpclk¹„Ãdefault  Bdisabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\ S1LK Ñi2cpclk¹…Ãdefault  Bdisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ] S2NM Ñi2cpclk¹†Ãdefault  Bdisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^ S3PO Ñi2cpclk¹‡Ãdefault  Bdisabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ` S• Ñtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa SgRQÑspiclkapb_pclkA'' ¯txrxÃdefault ¹ˆ‰Š  Bdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb ShTSÑspiclkapb_pclkA'' ¯txrxÃdefault ¹‹Œ�  Bdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc SiVUÑspiclkapb_pclkA'' ¯txrxÃdefault ¹Ž��  Bdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd SjXWÑspiclkapb_pclkA'' ¯txrxÃdefault ¹‘’“  Bdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe SuÑbaudclkapb_pclkA'' ¹”•–ÃdefaultFSBokayserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf Sv# Ñbaudclkapb_pclkA''¹—ÃdefaultFSBokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg Sw'$Ñbaudclkapb_pclkA''¹˜ÃdefaultFS Bdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh Sx+(Ñbaudclkapb_pclkA'' ¹™ÃdefaultFS Bdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi Sy/,Ñbaudclkapb_pclkA' ' ¹šÃdefaultFS Bdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj Sz30Ñbaudclkapb_pclkA' ' ¹›ÃdefaultFS Bdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk S{74Ñbaudclkapb_pclkA''¹œÃdefaultFS Bdisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl S|;8Ñbaudclkapb_pclkA''¹�ÃdefaultFS Bdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm S}?<Ñbaudclkapb_pclkA''¹žÃdefaultFS Bdisabledthermal-zonescpu-thermal öd è Ÿtripscpu_alert0 *p 6Ðýpassive² cpu_alert1 *$ø 6Ðýpassivecpu_crit *s 6Ð ýcriticalcooling-mapsmap0 A 0 F ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal ö è Ÿtripsgpu-threshold *p 6Ðýpassivegpu-target *$ø 6Ðýpassive²¡gpu-crit *s 6Ð ýcriticalcooling-mapsmap0 A¡ F¢ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq SsBRf@ ®`Ñtsadcapb_pclk�‚×~  UsÃdefaultsleep¹£ l¤ vBokay Œ £²Ÿsaradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr S]Ñsaradcapb_pclk€ ³saradc-apb ¾Bokay Ð¥pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ñpwmpclk¹¦Ãdefault] Bdisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ñpwmpclk¹§Ãdefault] Bdisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn ZY Ñpwmpclk¹¨Ãdefault] Bdisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0ZY Ñpwmpclk¹©Ãdefault] Bdisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ñpwmpclk¹ªÃdefault] Bdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ñpwmpclk¹«Ãdefault] Bdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ]\ Ñpwmpclk¹¬Ãdefault] Bdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0]\ Ñpwmpclk¹­Ãdefault] Bdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ñpwmpclk¹®Ãdefault] Bdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ñpwmpclk¹¯Ãdefault] Bdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp `_ Ñpwmpclk¹°Ãdefault] Bdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0`_ Ñpwmpclk¹±Ãdefault] Bdisabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ"} ÑrefapbpipeB"Rõádzphy ܲ î³ Bokay²phy@fe840000,rockchip,rk3568-naneng-combphyþ„%~ ÑrefapbpipeB%Rõáɳphy ܲ î´ Bokay²phy@fe870000,rockchip,rk3568-csi-dphyþ‡yÑpclk º³apb~  Bdisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyþ… Ñrefpclkz þ ³apb» Bdisabled²Wmipi-dphy@fe860000,rockchip,rk3568-dsi-dphyþ† Ñrefpclk{ þ ³apb¼ Bdisabled²Xusb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠÑphyclk¦clk_usbphy0_480m S‡ µëBokay²host-port Bokayd¶²otg-port Bokayd·²usb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹Ñphyclk¦clk_usbphy1_480m Sˆ ¸ëBokayhost-port Bokayd¶²otg-port Bokayd¶²pinctrl,rockchip,rk3568-pinctrl~ >` q²¹gpio@fdd60000,rockchip,gpio-bankýÖ S!.   /¹  ;Rg²#gpio@fe740000,rockchip,gpio-bankþt S"cd  /¹  ;Rg²dgpio@fe750000,rockchip,gpio-bankþu S#ef  /¹@  ;Rggpio@fe760000,rockchip,gpio-bankþv S$gh  /¹`  ;Rg²Tgpio@fe770000,rockchip,gpio-bankþw S%ij  /¹€  ;Rgpcfg-pull-up G²¼pcfg-pull-none T²ºpcfg-pull-none-drv-level-1 T a²¾pcfg-pull-none-drv-level-2 T a²½pcfg-pull-none-drv-level-3 T a²Ápcfg-pull-up-drv-level-1 G a²Àpcfg-pull-up-drv-level-2 G a²»pcfg-pull-none-smt T p²¿acodecaudiopwmbt656bt1120camvcc_cam_en …º²Êcan0can1can2cifclk32kclk32k-out0 …º²cpuebcedpdpemmcemmc-bus8€ … » »»»»»»»²oemmc-clk …»²pemmc-cmd …»²qemmc-datastrobe …º²reth0eth1flashfspifspi-pins` …ºººººº²ngmac0gmac1gmac1m1-miim …ºº²Ngmac1m1-clkinout …º²Sgmac1m1-rx-bus20 …ºº º²Pgmac1m1-tx-bus20 …½½º²Ogmac1m1-rgmii-clk …º¾²Qgmac1m1-rgmii-bus@ …ºº½½²Rgpuhdmitxhdmitxm0-cec …º²[hdmitx-scl …º²Yhdmitx-sda …º²Zi2c0i2c0-xfer … ¿ ¿²!i2c1i2c1-xfer … ¿ ¿²ƒi2c2i2c2m0-xfer … ¿¿²„i2c3i2c3m0-xfer …¿¿²…i2c4i2c4m0-xfer … ¿ ¿²†i2c5i2c5m0-xfer … ¿ ¿²‡i2s1i2s1m0-lrcktx …º²ui2s1m0-mclk …º²%i2s1m0-sclktx …º²ti2s1m0-sdi0 … º²vi2s1m0-sdo0 …º²wi2s2i2s2m0-lrcktx …º²yi2s2m0-sclktx …º²xi2s2m0-sdi …º²zi2s2m0-sdo …º²{i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk …º²|pdmm0-clk1 …º²}pdmm0-sdi0 … º²~pdmm0-sdi1 … º²pdmm0-sdi2 … º²€pdmm0-sdi3 …º²�pmicpmic-int-l …¼²$pmupwm0pwm0m0-pins …º²)pwm1pwm1m0-pins …º²*pwm2pwm2m0-pins …º²+pwm3pwm3-pins …º²,pwm4pwm4-pins …º²¦pwm5pwm5-pins …º²§pwm6pwm6-pins …º²¨pwm7pwm7-pins …º²©pwm8pwm8m0-pins … º²ªpwm9pwm9m0-pins … º²«pwm10pwm10m0-pins … º²¬pwm11pwm11m0-pins …º²­pwm12pwm12m0-pins …º²®pwm13pwm13m0-pins …º²¯pwm14pwm14m0-pins …º²°pwm15pwm15m0-pins …º²±refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ …»»»»²fsdmmc0-clk …»²gsdmmc0-cmd …»²hsdmmc0-det …¼²isdmmc1sdmmc1-bus4@ …»»»»²ksdmmc1-clk …»²lsdmmc1-cmd …»²msdmmc2spdifspdifm0-tx …º²‚spi0spi0m0-pins0 … ººº²Šspi0m0-cs0 …º²ˆspi0m0-cs1 …º²‰spi1spi1m0-pins0 … ººº²�spi1m0-cs0 …º²‹spi1m0-cs1 …º²Œspi2spi2m0-pins0 …ººº²�spi2m0-cs0 …º²Žspi2m0-cs1 …º²�spi3spi3m0-pins0 … ºº º²“spi3m0-cs0 …º²‘spi3m0-cs1 …º²’tsadctsadc-shutorg …º²£tsadc-pin …º²¤uart0uart0-xfer …¼¼²(uart1uart1m0-xfer … ¼ ¼²–uart1m0-ctsn …º²”uart1m0-rtsn … º²•uart2uart2m0-xfer …¼¼²—uart3uart3m0-xfer …¼¼²˜uart4uart4m0-xfer …¼¼²™uart5uart5m0-xfer …¼¼²šuart6uart6m0-xfer …¼¼²›uart7uart7m0-xfer …¼¼²œuart8uart8m0-xfer …¼¼²�uart9uart9m0-xfer …¼¼²žvopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2bluetoothbt-reg-on-h …ºbt-wake-host-h … ºbt-host-wake-h … ºdisplayvcc_mipi_en …º²Ëledsuser-led2 …º²Ãpciepcie-pwr-en …º²Æpcie-reset-h … º²cusbvcc5v0-usb30-host-en …º²Èvcc5v0-usb-otg-en …º²Éwifiwifi-host-wake-h …ºwifi-reg-on-h …º²Åopp-table-0,operating-points-v2 “²opp-408000000 žQ– ¥ øP øPŒ0 ³œ@opp-600000000 ž#ÃF ¥ øP øPŒ0 ³œ@opp-816000000 ž0£, ¥ øP øPŒ0 ³œ@ Äopp-1104000000 žAÍ´ ¥ »  » Œ0 ³œ@opp-1416000000 žTfr ¥£è£èŒ0 ³œ@opp-table-1,operating-points-v2²Dopp-200000000 ž ë ¥ øP øPB@opp-300000000 žá£ ¥ øP øPB@opp-400000000 žׄ ¥ øP øPB@opp-600000000 ž#ÃF ¥ »  » B@opp-700000000 ž)¹' ¥~ð~ðB@chosen Ðserial2:1500000n8external-gmac1-clock ,fixed-clock–sY@ ¦gmac1_clkinë²Lhdmi-con,hdmi-connectorýaportendpointý²_leds ,gpio-ledsled-0 —# Üheartbeat å ëheartbeatÃdefault¹Ãsdio-pwrseq,mmc-pwrseq-simpleÄ Ñext_clockÃdefault¹Å d LK@ ‘#²jregulator-vcc5v-dcin,regulator-fixed ¨vcc5v_dcin·ËÝLK@õLK@²Çregulator-vcc3v3-pcie,regulator-fixed + —#Ãdefault¹Æ ¨vcc3v3_pcieÝ2Z õ2Z "&²eregulator-vcc3v3-sys,regulator-fixed ¨vcc3v3_sys·ËÝ2Z õ2Z ""²&regulator-vcc5v0-sys,regulator-fixed ¨vcc5v0_sys·ËÝLK@õLK@"Dz"regulator-vcc5v0-usb30-host,regulator-fixed + >#Ãdefault¹È¨vcc5v0_usb30_hostÝLK@õLK@""²¶regulator-vcc5v0-usb-otg,regulator-fixed + >#Ãdefault¹É¨vcc5v0_usb_otgÝLK@õLK@""²·regulator-vcc-cam,regulator-fixed + >#Ãdefault¹Ê¨vcc_camÝ2Z õ2Z "&regulator-state-mem-regulator-vcc-mipi,regulator-fixed + >#Ãdefault¹Ë ¨vcc_mipiÝ2Z õ2Z "&regulator-state-mem- interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspendsystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplywakeup-sourceregulator-initial-moderegulator-suspend-microvoltregulator-on-in-suspendpagesizeread-onlyvcc-supplydmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modephy-supplyreset-assert-usreset-deassert-usreset-gpiossnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpoint#sound-dai-cellsavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesvpcie3v3-supplybus-widthcap-sd-highspeeddisable-wpsd-uhs-sdr50vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104spi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthmmc-hs200-1_8vdma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathfunctioncolorlinux,default-triggerpost-power-on-delay-mspower-off-delay-usenable-active-highgpio