Ð þíßn8Ò”( ÚÒ\ ",pine64,quartz64-brockchip,rk35667Pine64 Quartz64 Model Baliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe2b0000ì/mmc@fe310000ñ/mmc@fe2c0000cpus cpu@0öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@100öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@200öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² cpu@300öcpu,arm,cortex-a55 psci*€7@I€V€c@u€‚“§² l3-cache,cacheºÆ,9@K²display-subsystem,rockchip,display-subsystemÔfirmwarescmi ,arm,scmi-smcÚ‚å protocol@14ë²hdmi-sound,simple-audio-cardøHDMIi2s(Bokaysimple-audio-card,codecIsimple-audio-card,cpuI pmu,arm,cortex-a55-pmu0Säåæç^ psci ,arm,psci-1.0#smcreserved-memory qshmem@10f000,arm,scmi-shmemðx²timer,arm,armv8-timer0S   xin24m ,fixed-clock–n6¦xin24më²xin32k ,fixed-clock–€¦xin32k¹Ãdefaultësata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@›œ�Ñsatapmaliverxoob S_Ý âsata-phyìþ Bdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€ ¡¢Ñsatapmaliverxoob S`Ý âsata-phyìþ Bdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@ S©¦§¥Ñref_clksuspend_clkbus_clk otg utmi_wideþ”$BokayÝ âusb2-phy= Dhigh-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@ Sª©ª¨Ñref_clksuspend_clkbus_clk host Ýâusb2-phyusb3-phy utmi_wideþ•$Bokayinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF S RgxýA‚(�q œ²msi-controller@fd440000,arm,gic-v3-itsýDœ�¬²busb@fd800000 ,generic-ehciý€ S‚½¾¼ÝâusbBokayusb@fd840000 ,generic-ohciý„ Sƒ½¾¼ÝâusbBokayusb@fd880000 ,generic-ehciýˆ S…¿À¼Ýâusb Bdisabledusb@fd8c0000 ,generic-ohciýŒ S†¿À¼Ýâusb Bdisabledsyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdý²`io-domains&,rockchip,rk3568-pmu-io-voltage-domainBokay·ÅÓáïý 'syscon@fdc50000ýÅ ,rockchip,rk3566-pipe-grfsyscon²³syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýƲ syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýȲ´syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýɲµsyscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€²¶syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€²¹clock-controller@fdd00000,rockchip,rk3568-pmucruýÐë5²clock-controller@fdd20000,rockchip,rk3568-cruýÒÑxin24më5B R€G†Œ ëÂg~ ²i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ S.- Ñi2cpclk¹!Ãdefault Bokayregulator@1c ,tcs,tcs4525‹¨vdd_cpu· 5ÏŒ0çüü""²regulator-state-mem-pmic@20,rockchip,rk809 #SBHg–ÑmclkH¦rk808-clkout1rk808-clkout2Ãdefault¹$%F^oë}&‰&•&¡&­&¹&Å&Ñ&Ý&²”regulatorsDCDC_REG1¨vdd_logü·¡ Ï™pçqregulator-state-memé » DCDC_REG2¨vdd_gpuü·¡ Ï™pçq²Eregulator-state-mem- » DCDC_REG3¨vcc_ddrüregulator-state-meméDCDC_REG4¨vdd_npu· » Ï™pregulator-state-mem-DCDC_REG5¨vcc_1v8ü·w@Ïw@²regulator-state-meméw@LDO_REG1¨vdda0v9_imageü· » Ï » ²\regulator-state-memé » LDO_REG2 ¨vdda_0v9ü· » Ï » regulator-state-memé » LDO_REG3 ¨vdda0v9_pmuü· » Ï » regulator-state-memé » LDO_REG4 ¨vccio_acodecü·2Z Ï2Z ²regulator-state-memé2Z LDO_REG5 ¨vccio_sdü·w@Ï2Z ²regulator-state-memé2Z LDO_REG6 ¨vcc3v3_pmuü·2Z Ï2Z ²regulator-state-memé2Z LDO_REG7 ¨vcca_1v8ü·w@Ïw@²¦regulator-state-meméw@LDO_REG8 ¨vcca1v8_pmuü·w@Ïw@²regulator-state-meméw@LDO_REG9¨vcca1v8_imageü·w@Ïw@²]regulator-state-meméw@SWITCH_REG1¨vcc_3v3²SWITCH_REG2 ¨vcc3v3_sd²jserial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ St ,Ñbaudclkapb_pclk4''¹(Ãdefault9F Bdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ñpwmpclk¹)ÃdefaultP Bdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ñpwmpclk¹*ÃdefaultP Bdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 Ñpwmpclk¹+ÃdefaultP Bdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0 0 Ñpwmpclk¹,ÃdefaultP Bdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controller[ ²power-domain@7o-[power-domain@8ÌÍ o./0[power-domain@9 ÚÛÜ o123[power-domain@10 ñòo456789[power-domain@11 ío:[power-domain@13 o;[power-domain@14 o<=>[power-domain@15o?@ABC[gpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$S()' vjobmmugpuÑgpubus þBokay“D†E²£video-codec@fdea0400,rockchip,rk3568-vpuýê S‹vvdpuîï Ñaclkhclk’Fþ iommu@fdea0800,rockchip,rk3568-iommuýê@ SŠ Ñaclkifaceîïþ ™²Frga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýë€ SZóôõÑaclkhclksclk&$% ¦coreaxiahbþ video-codec@fdee0000,rockchip,rk3568-vepuýî S@ýþ Ñaclkhclk’Gþ iommu@fdee0800,rockchip,rk3568-iommuýî@ S?ýþ Ñaclkifaceþ ™²Gvideo-capture@fdfe0000,rockchip,rk3568-vicapýþ S’BÐRᣠÎÏÐÑÑaclkhclkdclkiclk’Hþ(÷øùûú¦arsthrstdrstprstirst~  Bdisabledports port@0port@1iommu@fdfe0800,rockchip,rk3568-iommuýþ S’ÎÏ Ñaclkiface™þ² Bdisabled²Hmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@ Sd ÁÂŽ�Ñbiuciuciu-driveciu-sampleÍØðÑ€ë¦reset Bdisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþS vmacirqeth_wake_irq@†‰‰ÇÃĉÈWÑstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì ¦stmmaceth~ æIöJK-BokayB‰‡†g‡†L6inputCrgmiiLÃdefault¹MNOPQR WSg }N † ’O›$¤Tmdio,snps,dwmac-mdio ethernet-phy@1,ethernet-phy-ieee802.3-c22²Tstmmac-axi-config¯¹É²Irx-queues-configÙ²Jqueue0tx-queues-configï²Kqueue0vop@fe040000 þ0þ@vopgamma-lut S”(ÝÞßàá%Ñaclkhclkdclk_vp0dclk_vp1dclk_vp2’Uþ ~ Bokay,rockchip,rk3566-vopBßàgports ²port@0 endpoint@2V²^port@1 port@2 iommu@fe043e00,rockchip,rk3568-iommu þ>þ? S”ÝÞ Ñaclkiface™þ Bokay²Udsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ SDÑpclkèâdphyÝWþ ¦apb~  Bdisabledports port@0port@1dsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ SEÑpclkéâdphyÝXþ ¦apb~  Bdisabledports port@0port@1hdmi@fe0a0000,rockchip,rk3568-dw-hdmiþ  S-(æç“(ÚÑiahbisfrcecrefÃdefault ¹YZ[þ 9~ ^Bokay\/]²ports port@0endpoint^²Vport@1endpoint_²Äqos@fe128000,rockchip,rk3568-qossysconþ€ ²-qos@fe138080,rockchip,rk3568-qossysconþ€€ ²<qos@fe138100,rockchip,rk3568-qossysconþ� ²=qos@fe138180,rockchip,rk3568-qossysconþ�€ ²>qos@fe148000,rockchip,rk3568-qossysconþ€ ².qos@fe148080,rockchip,rk3568-qossysconþ€€ ²/qos@fe148100,rockchip,rk3568-qossysconþ� ²0qos@fe150000,rockchip,rk3568-qossysconþ ²:qos@fe158000,rockchip,rk3568-qossysconþ€ ²4qos@fe158100,rockchip,rk3568-qossysconþ� ²5qos@fe158180,rockchip,rk3568-qossysconþ�€ ²6qos@fe158200,rockchip,rk3568-qossysconþ‚ ²7qos@fe158280,rockchip,rk3568-qossysconþ‚€ ²8qos@fe158300,rockchip,rk3568-qossysconþƒ ²9qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ ²?qos@fe190280,rockchip,rk3568-qossysconþ€ ²@qos@fe190300,rockchip,rk3568-qossysconþ ²Aqos@fe190380,rockchip,rk3568-qossysconþ€ ²Bqos@fe190400,rockchip,rk3568-qossysconþ ²Cqos@fe198000,rockchip,rk3568-qossysconþ€ ²;qos@fe1a8000,rockchip,rk3568-qossysconþ€ ²1qos@fe1a8080,rockchip,rk3568-qossysconþ€€ ²2qos@fe1a8100,rockchip,rk3568-qossysconþ� ²3dfi@fe230000,rockchip,rk3568-dfiþ# S ?`pcie@fe260000,rockchip,rk3568-pcie0À@þ&ôdbiapbconfig<SKJIHGvsyspmcmsglegacyerrL(�‚ƒ„…$Ñaclk_mstaclk_slvaclk_dbipclkauxöpcigV`iaaaawˆ—¦µb½Ý âpcie-phyþTqôôô ô à@¡¦pipe BokayÃdefault¹c Çd Óelegacy-interrupt-controllergR SH²ammc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@ Sb °±Š‹Ñbiuciuciu-driveciu-sampleÍØðÑ€Ô¦resetBokayãí þ# Ãdefault¹fghi  j +mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@ Sc ²³Œ�Ñbiuciuciu-driveciu-sampleÍØðÑ€Ö¦resetBokayãí 8 E [k fÃdefault ¹lmn & +spi@fe300000 ,rockchip,sfcþ0@ SexvÑclk_sfchclk_sfc¹oÃdefaultBokay flash@0,jedec,spi-nor tn6 † — ¨mmc@fe310000,rockchip,rk3568-dwcmshcþ1 SB{}R ëÂn6(|zy{}ÑcorebusaxiblocktimerBokayã ³ f  +rng@fe388000,rockchip,rk3568-rngþ8€@po Ñcoreahbm Bdisabledi2s@fe400000,rockchip,rk3568-i2s-tdmþ@ S4B=ARFÏqFÏq?C9Ñmclk_txmclk_rxhclk4p ÂtxPQ ¦tx-mrx-m~ ^Bokay² i2s@fe410000,rockchip,rk3568-i2s-tdmþA S5BEIRFÏqFÏqGK:Ñmclk_txmclk_rxhclk4pp ÂrxtxRS ¦tx-mrx-m~ Ãdefault¹qrst^Bokay ̲Æi2s@fe420000,rockchip,rk3568-i2s-tdmþB S6BMRFÏqOO;Ñmclk_txmclk_rxhclk4pp ÂtxrxT¦tx-m~ Ãdefault¹uvwx^ Bdisabledi2s@fe430000,rockchip,rk3568-i2s-tdmþC S7SW<Ñmclk_txmclk_rxhclk4pp ÂtxrxUV ¦tx-mrx-m~ ^ Bdisabledpdm@fe440000,rockchip,rk3568-pdmþD SLZYÑpdm_clkpdm_hclk4p  Ârx¹yz{|}~ÃdefaultX¦pdm-m^ Bdisabledspdif@fe460000,rockchip,rk3568-spdifþF Sf Ñmclkhclk_\4p ÂtxÃdefault¹^ Bdisableddma-controller@fe530000,arm,pl330arm,primecellþS@S  ç  Ñapb_pclk þ²'dma-controller@fe550000,arm,pl330arm,primecellþU@S ç  Ñapb_pclk þ²pi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ S/HG Ñi2cpclk¹€Ãdefault  Bdisabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[ S0JI Ñi2cpclk¹�Ãdefault Bokayi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\ S1LK Ñi2cpclk¹‚Ãdefault Bokayi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ] S2NM Ñi2cpclk¹ƒÃdefault Bokayi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^ S3PO Ñi2cpclk¹„Ãdefault  Bdisabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ` S• Ñtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa SgRQÑspiclkapb_pclk4'' ÂtxrxÃdefault ¹…†‡  Bdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb ShTSÑspiclkapb_pclk4'' ÂtxrxÃdefault ¹ˆ‰Š  Bdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc SiVUÑspiclkapb_pclk4'' ÂtxrxÃdefault ¹‹Œ�  Bdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd SjXWÑspiclkapb_pclk4'' ÂtxrxÃdefault ¹Ž��  Bdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe SuÑbaudclkapb_pclk4'' ¹‘’“Ãdefault9FBokay Âtxrx bluetooth,brcm,bcm4345c5”Ñlpo #  -#  ?#Ãdefault ¹•–— N& Zserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf Sv# Ñbaudclkapb_pclk4''¹˜Ãdefault9FBokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg Sw'$Ñbaudclkapb_pclk4''¹™Ãdefault9F Bdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh Sx+(Ñbaudclkapb_pclk4'' ¹šÃdefault9F Bdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi Sy/,Ñbaudclkapb_pclk4' ' ¹›Ãdefault9F Bdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj Sz30Ñbaudclkapb_pclk4' ' ¹œÃdefault9F Bdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk S{74Ñbaudclkapb_pclk4''¹�Ãdefault9F Bdisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl S|;8Ñbaudclkapb_pclk4''¹žÃdefault9F Bdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm S}?<Ñbaudclkapb_pclk4''¹ŸÃdefault9F Bdisabledthermal-zonescpu-thermal gd }è ‹ tripscpu_alert0 ›p §Ðýpassive²¡cpu_alert1 ›$ø §Ðýpassivecpu_crit ›s §Ð ýcriticalcooling-mapsmap0 ²¡0 · ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal g }è ‹ tripsgpu-threshold ›p §Ðýpassivegpu-target ›$ø §Ðýpassive²¢gpu-crit ›s §Ð ýcriticalcooling-mapsmap0 ²¢ ·£ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq SsBRf@ ®`Ñtsadcapb_pclk�‚×~  ÆsÃdefaultsleep¹¤ Ý¥ çBokay ý ² saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr S]Ñsaradcapb_pclk€ ¦saradc-apb /Bokay A¦pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ñpwmpclk¹§ÃdefaultP Bdisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ñpwmpclk¹¨ÃdefaultP Bdisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn ZY Ñpwmpclk¹©ÃdefaultP Bdisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0ZY Ñpwmpclk¹ªÃdefaultP Bdisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ñpwmpclk¹«ÃdefaultP Bdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ñpwmpclk¹¬ÃdefaultP Bdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ]\ Ñpwmpclk¹­ÃdefaultP Bdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0]\ Ñpwmpclk¹®ÃdefaultP Bdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ñpwmpclk¹¯ÃdefaultP Bdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ñpwmpclk¹°ÃdefaultP Bdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp `_ Ñpwmpclk¹±ÃdefaultP Bdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0`_ Ñpwmpclk¹²ÃdefaultP Bdisabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ"} ÑrefapbpipeB"RõáǦphy M³ _´ uBokay²phy@fe840000,rockchip,rk3568-naneng-combphyþ„%~ ÑrefapbpipeB%Rõáɦphy M³ _µ uBokay²phy@fe870000,rockchip,rk3568-csi-dphyþ‡yÑpclk uº¦apb~  Bdisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyþ… Ñrefpclkz uþ ¦apb» Bdisabled²Wmipi-dphy@fe860000,rockchip,rk3568-dsi-dphyþ† Ñrefpclk{ uþ ¦apb¼ Bdisabled²Xusb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠÑphyclk¦clk_usbphy0_480m S‡ €¶ëBokay²host-port uBokayL·²otg-port uBokayL¸²usb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹Ñphyclk¦clk_usbphy1_480m Sˆ €¹ëBokayhost-port u Bdisabled²otg-port uBokayL·²pinctrl,rockchip,rk3568-pinctrl~ ?` q²ºgpio@fdd60000,rockchip,gpio-bankýÖ S!.  �  º  ¬Rg²#gpio@fe740000,rockchip,gpio-bankþt S"cd �  º  ¬Rg²dgpio@fe750000,rockchip,gpio-bankþu S#ef �  º@  ¬Rggpio@fe760000,rockchip,gpio-bankþv S$gh �  º`  ¬Rg²Sgpio@fe770000,rockchip,gpio-bankþw S%ij �  º€  ¬Rgpcfg-pull-up ¸²½pcfg-pull-down ŲÃpcfg-pull-none Ô²»pcfg-pull-none-drv-level-1 Ô á²¿pcfg-pull-none-drv-level-2 Ô á²¾pcfg-pull-none-drv-level-3 Ô á²Âpcfg-pull-up-drv-level-1 ¸ á²Ápcfg-pull-up-drv-level-2 ¸ á²¼pcfg-pull-none-smt Ô ð²Àacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 »²cpuebcedpdpemmceth0eth1flashfspifspi-pins` »»»»»»²ogmac0gmac1gmac1m1-miim »»²Mgmac1m1-clkinout »²Qgmac1m1-rx-bus20 »» »²Ogmac1m1-tx-bus20 ¾¾»²Ngmac1m1-rgmii-clk »¿²Pgmac1m1-rgmii-bus@ »»¾¾²Rgpuhdmitxhdmitxm0-cec »²[hdmitx-scl »²Yhdmitx-sda »²Zi2c0i2c0-xfer  À À²!i2c1i2c1-xfer  À À²€i2c2i2c2m1-xfer  À À²�i2c3i2c3m1-xfer  ÀÀ²‚i2c4i2c4m0-xfer  À À²ƒi2c5i2c5m0-xfer  À À²„i2s1i2s1m0-lrcktx »²ri2s1m0-mclk »²%i2s1m0-sclktx »²qi2s1m0-sdi0  »²si2s1m0-sdo0 »²ti2s2i2s2m0-lrcktx »²vi2s2m0-sclktx »²ui2s2m0-sdi »²wi2s2m0-sdo »²xi2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk »²ypdmm0-clk1 »²zpdmm0-sdi0  »²{pdmm0-sdi1  »²|pdmm0-sdi2  »²}pdmm0-sdi3 »²~pmicpmic_int ½²$pmupwm0pwm0m0-pins »²)pwm1pwm1m0-pins »²*pwm2pwm2m0-pins »²+pwm3pwm3-pins »²,pwm4pwm4-pins »²§pwm5pwm5-pins »²¨pwm6pwm6-pins »²©pwm7pwm7-pins »²ªpwm8pwm8m0-pins  »²«pwm9pwm9m0-pins  »²¬pwm10pwm10m0-pins  »²­pwm11pwm11m0-pins »²®pwm12pwm12m0-pins »²¯pwm13pwm13m0-pins »²°pwm14pwm14m0-pins »²±pwm15pwm15m0-pins »²²refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ ¼¼¼¼²fsdmmc0-clk ¼²gsdmmc0-cmd ¼²hsdmmc0-det ½²isdmmc1sdmmc1-bus4@ ¼¼¼¼²lsdmmc1-clk ¼²nsdmmc1-cmd ¼²msdmmc2spdifspdifm0-tx »²spi0spi0m0-pins0  »»»²‡spi0m0-cs0 »²…spi0m0-cs1 »²†spi1spi1m0-pins0  »»»²Šspi1m0-cs0 »²ˆspi1m0-cs1 »²‰spi2spi2m0-pins0 »»»²�spi2m0-cs0 »²‹spi2m0-cs1 »²Œspi3spi3m0-pins0  »» »²�spi3m0-cs0 »²Žspi3m0-cs1 »²�tsadctsadc-shutorg »²¤tsadc-pin »²¥uart0uart0-xfer ½½²(uart1uart1m0-xfer  ½ ½²‘uart1m0-ctsn »²’uart1m0-rtsn  »²“uart2uart2m0-xfer ½½²˜uart3uart3m0-xfer ½½²™uart4uart4m0-xfer ½½²šuart5uart5m0-xfer ½½²›uart6uart6m0-xfer ½½²œuart7uart7m0-xfer ½½²�uart8uart8m0-xfer ½½²žuart9uart9m0-xfer ½½²Ÿvopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2btbt-enable-h »²—bt-host-wake-l  ò•bt-wake-l  »²–ledsuser-led-enable-h »²Åpciepcie-enable-h »²Èpcie-reset-h  »²csdio-pwrseqwifi-enable-h »²Çusbvcc5v0-usb30-host-en_h »²Êvcc5v0-usb-otg-en_h »²Ëopp-table-0,operating-points-v2 ²opp-408000000 Q– % øP øPŒ0 3œ@opp-600000000 #ÃF % øP øPŒ0 3œ@opp-816000000 0£, % øP øPŒ0 3œ@ Dopp-1104000000 AÍ´ % »  » Œ0 3œ@opp-1416000000 Tfr %£è£èŒ0 3œ@opp-1608000000 _Ø" %ÈàÈàŒ0 3œ@opp-1800000000 kIÒ %Œ0Œ0Œ0 3œ@opp-table-1,operating-points-v2²Dopp-200000000  ë % øP øPB@opp-300000000 ᣠ% øP øPB@opp-400000000 ׄ % øP øPB@opp-600000000 #ÃF % »  » B@opp-700000000 )¹' %~ð~ðB@opp-800000000 /¯ %B@B@B@chosen Pserial2:1500000n8external-gmac1-clock ,fixed-clock–sY@ ¦gmac1_clkinë²Lhdmi-con,hdmi-connectorýaportendpointIJ_leds ,gpio-ledsled-user \user-led bon Í# pheartbeatÃdefault¹Å †sound,simple-audio-cardi2s øAnalog RK809(simple-audio-card,cpuIÆsimple-audio-card,codecI”sdio-pwrseqBokay,mmc-pwrseq-simple” Ñext_clockÃdefault¹Ç Ç# �d ´LK@²kregulator-vcc3v3-pcie-p,regulator-fixed Ç b#Ãdefault¹È¨vcc3v3_pcie_p·2Z Ï2Z "²eregulator-vcc5v0-in,regulator-fixed ¨vcc5v0_inü·LK@ÏLK@²Éregulator-vcc5v0-sys,regulator-fixed ¨vcc5v0_sysü·LK@ÏLK@"ɲ"regulator-vcc3v3-sys,regulator-fixed ¨vcc3v3_sys·2Z Ï2Z ü""²&regulator-vcc5v0-usb30-host,regulator-fixed¨vcc5v0_usb30_host Ç b#Ãdefault¹Êü·LK@ÏLK@""²·regulator-vcc5v0-usb-otg,regulator-fixed¨vcc5v0_usb_otg Ç b#Ãdefault¹Ëü·LK@ÏLK@""²¸ interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplyregulator-off-in-suspendsystem-power-controller#sound-dai-cellswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-on-in-suspendregulator-suspend-microvoltregulator-initial-modedmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-modephy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlesnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpointavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesreset-gpiosvpcie3v3-supplybus-widthcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr50vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablespi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthvcc-supplymmc-hs200-1_8vdma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsuart-has-rtsctsdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathlabeldefault-statelinux,default-triggerretain-state-suspendedpost-power-on-delay-mspower-off-delay-usenable-active-high