Ð þíí�8Þ(wÝà 5,pine64,pinetab2-v0.1pine64,pinetab2rockchip,rk35667tabletDPine64 PineTab2 v0.1aliasesJ/pinctrl/gpio@fdd60000P/pinctrl/gpio@fe740000V/pinctrl/gpio@fe750000\/pinctrl/gpio@fe760000b/pinctrl/gpio@fe770000h/i2c@fdd40000m/i2c@fe5a0000r/i2c@fe5b0000w/i2c@fe5c0000|/i2c@fe5d0000�/i2c@fe5e0000†/serial@fdd50000Ž/serial@fe650000–/serial@fe660000ž/serial@fe670000¦/serial@fe680000®/serial@fe690000¶/serial@fe6a0000¾/serial@fe6b0000Æ/serial@fe6c0000Î/serial@fe6d0000Ö/spi@fe610000Û/spi@fe620000à/spi@fe630000å/spi@fe640000ê/mmc@fe310000ï/mmc@fe2b0000cpus cpu@0ôcpu,arm,cortex-a55 psci(€5@G€T€a@s€€‘¥° cpu@100ôcpu,arm,cortex-a55 psci(€5@G€T€a@s€€‘¥° cpu@200ôcpu,arm,cortex-a55 psci(€5@G€T€a@s€€‘¥° cpu@300ôcpu,arm,cortex-a55 psci(€5@G€T€a@s€€‘¥° l3-cache,cache¸Ä*7@I°display-subsystem,rockchip,display-subsystemÒfirmwarescmi ,arm,scmi-smcØ‚ã protocol@14é°hdmi-sound,simple-audio-cardöHDMI i2s&@okaysimple-audio-card,codecGsimple-audio-card,cpuG pmu,arm,cortex-a55-pmu0Qäåæç\ psci ,arm,psci-1.0!smcreserved-memory oshmem@10f000,arm,scmi-shmemðv°timer,arm,armv8-timer0Q   }xin24m ,fixed-clock”n6¤xin24mé°xin32k ,fixed-clock”€¤xin32k·Ádefaultésata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@›œ�Ïsatapmaliverxoob Q_Û àsata-phyêü @disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€ ¡¢Ïsatapmaliverxoob Q`Û àsata-phyêü @disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@ Q©¦§¥Ïref_clksuspend_clkbus_clk otg utmi_wideü”"@okayÛ àusb2-phy; Bhigh-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@ Qª©ª¨Ïref_clksuspend_clkbus_clk host Ûàusb2-phyusb3-phy utmi_wideü•"@okayinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF Q PevýA€(‹o š°msi-controller@fd440000,arm,gic-v3-itsýDš‹ª°ausb@fd800000 ,generic-ehciý€ Q‚½¾¼Ûàusb@okayusb@fd840000 ,generic-ohciý„ Qƒ½¾¼Ûàusb@okayusb@fd880000 ,generic-ehciýˆ Q…¿À¼Ûàusb @disabledusb@fd8c0000 ,generic-ohciýŒ Q†¿À¼Ûàusb @disabledsyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdý°_io-domains&,rockchip,rk3568-pmu-io-voltage-domain@okayµÃÑßíû %syscon@fdc50000ýÅ ,rockchip,rk3566-pipe-grfsyscon°¹syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýư!syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýȰºsyscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýɰ»syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€°¼syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€°¾clock-controller@fdd00000,rockchip,rk3568-pmucruýÐé3° clock-controller@fdd20000,rockchip,rk3568-cruýÒÏxin24mé3 @  P€G†Œ ëÂÍee |!°i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ Q.  - Ïi2cpclk·"Ádefault @okay”€regulator@1c ,tcs,tcs4525‰¦vdd_cpuµ 5ÍŒ0åüú #°regulator-state-mem+pmic@20,rockchip,rk817 $Q@He–ÏmclkH¤rk808-clkout1rk808-clkout2éÁdefault·%&D\m{#‡#“#Ÿ#«#·#Ã#Ï#Û'°ÒregulatorsDCDC_REG1úµ¡ Í™påqç ¦vdd_logicregulator-state-mem+DCDC_REG2µ¡ Í™påqç ¦vdd_gpu_npu°Gregulator-state-mem+DCDC_REG3úç¦vcc_ddrregulator-state-memþDCDC_REG4úµ2Z Í2Z ç ¦vcc3v3_sys°mregulator-state-mem+LDO_REG1úµw@Íw@ ¦vcca1v8_pmu°regulator-state-memþLDO_REG2úµ » Í »  ¦vdda_0v9_p°\regulator-state-mem+LDO_REG3úµ » Í »  ¦vdda0v9_pmuregulator-state-memþLDO_REG4úµ2Z Í2Z  ¦vccio_acodec°regulator-state-mem+LDO_REG5úµw@Í2Z  ¦vccio_sd°regulator-state-mem+LDO_REG6úµ2Z Í2Z  ¦vcc3v3_pmu°regulator-state-memþLDO_REG7úµw@Íw@¦vcc_1v8°regulator-state-mem+LDO_REG8úµw@Íw@ ¦vcc1v8_dvp°regulator-state-mem+LDO_REG9úµ*¹€Í*¹€ ¦vcc2v8_dvp°Šregulator-state-mem+BOOSTúµLK@ÍLK@¦boost°'regulator-state-mem+OTG_SWITCHµLK@ÍLK@ ¦otg_switchregulator-state-mem+charger(('K“àq† serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ Qt ,Ïbaudclkapb_pclk˜))·*Ádefault�ª @disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ïpwmpclk·+Ádefault´ @disabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 Ïpwmpclk·,Ádefault´ @disabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 Ïpwmpclk·-Ádefault´ @disabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0 0 Ïpwmpclk·.Ádefault´ @disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controller¿ °power-domain@7Ó/¿power-domain@8ÌÍ Ó012¿power-domain@9 ÚÛÜ Ó345¿power-domain@10 ñòÓ6789:;¿power-domain@11 íÓ<¿power-domain@13 Ó=¿power-domain@14 Ó>?@¿power-domain@15ÓABCDE¿gpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$Q()' ÚjobmmugpuÏgpubus ü@okay‘FêG°ªvideo-codec@fdea0400,rockchip,rk3568-vpuýê Q‹Úvdpuîï ÏaclkhclköHü iommu@fdea0800,rockchip,rk3568-iommuýê@ QŠ Ïaclkifaceîïü ý°Hrga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýë€ QZóôõÏaclkhclksclk&$%  coreaxiahbü video-codec@fdee0000,rockchip,rk3568-vepuýî Q@ýþ ÏaclkhclköIü iommu@fdee0800,rockchip,rk3568-iommuýî@ Q?ýþ Ïaclkifaceü ý°Ivideo-capture@fdfe0000,rockchip,rk3568-vicapýþ Q’@ÐPᣠÎÏÐÑÏaclkhclkdclkiclköJü(÷øùûú arsthrstdrstprstirst|! @disabledports port@0port@1iommu@fdfe0800,rockchip,rk3568-iommuýþ Q’ÎÏ Ïaclkifaceýü @disabled°Jmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@ Qd ÁÂŽ�Ïbiuciuciu-driveciu-sample1<ðÑ€ë reset @disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþQ Úmacirqeth_wake_irq@†‰‰ÇÃĉÈWÏstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì  stmmaceth|!JKZkL~M‘ @disabledmdio,snps,dwmac-mdio stmmac-axi-config𤴰Krx-queues-configİLqueue0tx-queues-configÚ°Mqueue0vop@fe040000 þ0þ@ðvopgamma-lut Q”(ÝÞßàá%Ïaclkhclkdclk_vp0dclk_vp1dclk_vp2öNü |!@okay,rockchip,rk3566-vop@ßàe ports °port@0 endpoint@2úO°]port@1 endpoint@4úP°Rport@2 iommu@fe043e00,rockchip,rk3568-iommu þ>þ? Q”ÝÞ Ïaclkifaceýü @okay°Ndsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ QDÏpclkèàdphyÛQü  apb|!@okay  ports port@0endpointúR°Pport@1endpointúS°Wpanel@0,boe,th101mb31ig002-28aT !$.;Z D$Ádefault·UVportendpointúW°Sdsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ QEÏpclkéàdphyÛXü  apb|! @disabledports port@0port@1hdmi@fe0a0000,rockchip,rk3568-dw-hdmiþ  Q-(æç“ (ÚÏiahbisfrcecrefÁdefault ·YZ[ü �|!\@okayP\`°ports port@0endpointú]°Oport@1endpointú^°Íqos@fe128000,rockchip,rk3568-qossysconþ€ °/qos@fe138080,rockchip,rk3568-qossysconþ€€ °>qos@fe138100,rockchip,rk3568-qossysconþ� °?qos@fe138180,rockchip,rk3568-qossysconþ�€ °@qos@fe148000,rockchip,rk3568-qossysconþ€ °0qos@fe148080,rockchip,rk3568-qossysconþ€€ °1qos@fe148100,rockchip,rk3568-qossysconþ� °2qos@fe150000,rockchip,rk3568-qossysconþ °<qos@fe158000,rockchip,rk3568-qossysconþ€ °6qos@fe158100,rockchip,rk3568-qossysconþ� °7qos@fe158180,rockchip,rk3568-qossysconþ�€ °8qos@fe158200,rockchip,rk3568-qossysconþ‚ °9qos@fe158280,rockchip,rk3568-qossysconþ‚€ °:qos@fe158300,rockchip,rk3568-qossysconþƒ °;qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ °Aqos@fe190280,rockchip,rk3568-qossysconþ€ °Bqos@fe190300,rockchip,rk3568-qossysconþ °Cqos@fe190380,rockchip,rk3568-qossysconþ€ °Dqos@fe190400,rockchip,rk3568-qossysconþ °Eqos@fe198000,rockchip,rk3568-qossysconþ€ °=qos@fe1a8000,rockchip,rk3568-qossysconþ€ °3qos@fe1a8080,rockchip,rk3568-qossysconþ€€ °4qos@fe1a8100,rockchip,rk3568-qossysconþ� °5dfi@fe230000,rockchip,rk3568-dfiþ# Q p_pcie@fe260000,rockchip,rk3568-pcie0À@þ&ôðdbiapbconfig<QKJIHGÚsyspmcmsglegacyerr}(�‚ƒ„…$Ïaclk_mstaclk_slvaclk_dbipclkauxôpcie‡`š````¨¹È׿aîÛ àpcie-phyüToôôô ô à@¡ pipe @okayÁdefault·b Dc ødlegacy-interrupt-controllereP QH°`mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@ Qb °±Š‹Ïbiuciuciu-driveciu-sample1<ðÑ€Ô reset@okay   #$ ,Ádefault·efgh 7 Ei Qmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@ Qc ²³Œ�Ïbiuciuciu-driveciu-sample1<ðÑ€Ö reset@okay   ^ k �Ádefault ·jkl 7 Q Emspi@fe300000 ,rockchip,sfcþ0@ QexvÏclk_sfchclk_sfc·nÁdefault@okay flash@0,jedec,spi-nor �õá ¡ ² Ãmmc@fe310000,rockchip,rk3568-dwcmshcþ1 Q@{}P ëÂn6(|zy{}Ïcorebusaxiblocktimer@okay  Î Ö �< ë ÜÁdefault·opqrs E Qrng@fe388000,rockchip,rk3568-rngþ8€@po Ïcoreahbm @disabledi2s@fe400000,rockchip,rk3568-i2s-tdmþ@ Q4@=APFÏqFÏq?C9Ïmclk_txmclk_rxhclk˜t ëtxPQ  tx-mrx-m|!\@okay° i2s@fe410000,rockchip,rk3568-i2s-tdmþA Q5@EIPFÏqFÏqGK:Ïmclk_txmclk_rxhclk˜tt ërxtxRS  tx-mrx-m|!Ádefault·uvwx\@okay õ°Ñi2s@fe420000,rockchip,rk3568-i2s-tdmþB Q6@MPFÏqOO;Ïmclk_txmclk_rxhclk˜tt ëtxrxT tx-m|!Ádefault·yz{|\ @disabledi2s@fe430000,rockchip,rk3568-i2s-tdmþC Q7SW<Ïmclk_txmclk_rxhclk˜tt ëtxrxUV  tx-mrx-m|!\ @disabledpdm@fe440000,rockchip,rk3568-pdmþD QLZYÏpdm_clkpdm_hclk˜t  ërx·}~€�‚ÁdefaultX pdm-m\ @disabledspdif@fe460000,rockchip,rk3568-spdifþF Qf Ïmclkhclk_\˜t ëtxÁdefault·ƒ\ @disableddma-controller@fe530000,arm,pl330arm,primecellþS@Q    Ïapb_pclk '°)dma-controller@fe550000,arm,pl330arm,primecellþU@Q   Ïapb_pclk '°ti2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ Q/HG Ïi2cpclk·„Ádefault @okay”€touchscreen@5d ,goodix,gt911]$QÁdefault·…† 2 @ M$ D$i2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[ Q0JI Ïi2cpclk·‡Ádefault @okay”€vcm@c,dongwoon,dw9714  Ãcamera@36 ,ovti,ov56486Ádefault·ˆ‰Ö@ÖPn6 WŠ c‹ o |Œ  DŒ portendpoint Œú — „X€ zi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\ Q1LK Ïi2cpclk·�Ádefault  @disabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ] Q2NM Ïi2cpclk·ŽÁdefault  @disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^ Q3PO Ïi2cpclk·�Ádefault @okay”€accelerometer@18 ,silan,sc7a20�QÁdefault·‘ ¨ X ¸ Å100001010watchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ` Q• Ïtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa QgRQÏspiclkapb_pclk˜)) ëtxrxÁdefault ·’“”  @disabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb QhTSÏspiclkapb_pclk˜)) ëtxrxÁdefault ·•–—  @disabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc QiVUÏspiclkapb_pclk˜)) ëtxrxÁdefault ·˜™š  @disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd QjXWÏspiclkapb_pclk˜)) ëtxrxÁdefault ·›œ�  @disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe QuÏbaudclkapb_pclk˜))·žÁdefault�ª @disabledserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf Qv# Ïbaudclkapb_pclk˜))·ŸÁdefault�ª@okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg Qw'$Ïbaudclkapb_pclk˜))· Ádefault�ª @disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh Qx+(Ïbaudclkapb_pclk˜)) ·¡Ádefault�ª @disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi Qy/,Ïbaudclkapb_pclk˜) ) ·¢Ádefault�ª @disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj Qz30Ïbaudclkapb_pclk˜) ) ·£Ádefault�ª @disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk Q{74Ïbaudclkapb_pclk˜))·¤Ádefault�ª @disabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl Q|;8Ïbaudclkapb_pclk˜))·¥Ádefault�ª @disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm Q}?<Ïbaudclkapb_pclk˜))·¦Ádefault�ª @disabledthermal-zonescpu-thermal Òd èè ö§tripscpu_alert0 p Ð?passive°¨cpu_alert1 $ø Ð?passivecpu_crit s Ð ?criticalcooling-mapsmap0 ¨0 " ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal Ò èè ö§tripsgpu-threshold p Ð?passivegpu-target $ø Ð?passive°©gpu-crit s Ð ?criticalcooling-mapsmap0 © "ªÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq Qs@Pf@ ®`Ïtsadcapb_pclk�‚×|! 1sÁdefaultsleep·« H¬ R@okay h °§saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr Q]Ïsaradcapb_pclk€  saradc-apb š@okay ¬°Êpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ïpwmpclk·­Ádefault´@okay°Ëpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY Ïpwmpclk·®Ádefault´ @disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn ZY Ïpwmpclk·¯Ádefault´ @disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0ZY Ïpwmpclk·°Ádefault´ @disabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ïpwmpclk·±Ádefault´ @disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ Ïpwmpclk·²Ádefault´ @disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ]\ Ïpwmpclk·³Ádefault´ @disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0]\ Ïpwmpclk·´Ádefault´ @disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ïpwmpclk·µÁdefault´ @disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ Ïpwmpclk·¶Ádefault´ @disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp `_ Ïpwmpclk··Ádefault´ @disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0`_ Ïpwmpclk·¸Ádefault´ @disabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ "} Ïrefapbpipe@ "PõáÇ phy ¸¹ ʺ à@okay°phy@fe840000,rockchip,rk3568-naneng-combphyþ„ %~ Ïrefapbpipe@ %PõáÉ phy ¸¹ Ê» à@okay°phy@fe870000,rockchip,rk3568-csi-dphyþ‡yÏpclk ຠapb|!@okaymipi-dphy@fe850000,rockchip,rk3568-dsi-dphyþ… Ïrefpclk z àü  apb»@okay°Qmipi-dphy@fe860000,rockchip,rk3568-dsi-dphyþ† Ïrefpclk { àü  apb¼ @disabled°Xusb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠ Ïphyclk¤clk_usbphy0_480m Q‡ ë¼é@okay°host-port à@okay û½°otg-port à@okay°usb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹ Ïphyclk¤clk_usbphy1_480m Qˆ ë¾é@okayhost-port à @disabled°otg-port à@okay û¿°pinctrl,rockchip,rk3568-pinctrl|!p_ o°Àgpio@fdd60000,rockchip,gpio-bankýÖ Q! .   À  "Pe°$gpio@fe740000,rockchip,gpio-bankþt Q"cd  À  "Pe°cgpio@fe750000,rockchip,gpio-bankþu Q#ef  À@  "Pegpio@fe760000,rockchip,gpio-bankþv Q$gh  À`  "Pe°�gpio@fe770000,rockchip,gpio-bankþw Q%ij  À€  "Pe°Œpcfg-pull-up .°Ãpcfg-pull-down ;°Épcfg-pull-none J°Ápcfg-pull-none-drv-level-1 J W°Åpcfg-pull-none-drv-level-2 J W°Äpcfg-pull-none-drv-level-3 J W°Èpcfg-pull-up-drv-level-1 . W°Çpcfg-pull-up-drv-level-2 . W°Âpcfg-pull-none-smt J f°Æacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 {Á°cpuebcedpdpemmcemmc-rstnout {Á°semmc-bus8€ {  Â°oemmc-clk {°pemmc-cmd {°qemmc-datastrobe {Á°reth0eth1flashflash-led-en-h {Á°×fspifspi-dual-io-pins@ {ÁÁÁÁ°ngmac0gmac1gpuhdmitxhdmitxm0-cec {Á°[hdmitx-scl {Á°Yhdmitx-sda {Á°Zi2c0i2c0-xfer { Æ Æ°"i2c1i2c1-xfer { Æ Æ°„i2c2i2c2m1-xfer { Æ Æ°‡i2c3i2c3m0-xfer {ÆÆ°�i2c4i2c4m0-xfer { Æ Æ°Ži2c5i2c5m0-xfer { Æ Æ°�i2s1i2s1m0-lrcktx {Á°vi2s1m0-mclk {Á°&i2s1m0-sclktx {Á°ui2s1m0-sdi0 { Á°wi2s1m0-sdo0 {Á°xi2s2i2s2m0-lrcktx {Á°zi2s2m0-sclktx {Á°yi2s2m0-sdi {Á°{i2s2m0-sdo {Á°|i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk {Á°}pdmm0-clk1 {Á°~pdmm0-sdi0 { Á°pdmm0-sdi1 { Á°€pdmm0-sdi2 { Á°�pdmm0-sdi3 {Á°‚pmicpmic-int-l {ð%pmupwm0pwm0m0-pins {Á°+pwm1pwm1m0-pins {Á°,pwm2pwm2m0-pins {Á°-pwm3pwm3-pins {Á°.pwm4pwm4-pins {Á°­pwm5pwm5-pins {Á°®pwm6pwm6-pins {Á°¯pwm7pwm7-pins {Á°°pwm8pwm8m0-pins { Á°±pwm9pwm9m0-pins { Á°²pwm10pwm10m0-pins { Á°³pwm11pwm11m0-pins {Á°´pwm12pwm12m0-pins {Á°µpwm13pwm13m0-pins {Á°¶pwm14pwm14m0-pins {Á°·pwm15pwm15m0-pins {Á°¸refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ {°esdmmc0-clk {°fsdmmc0-cmd {°gsdmmc0-det {ðhsdmmc1sdmmc1-bus4@ {°jsdmmc1-clk {°lsdmmc1-cmd {°ksdmmc2spdifspdifm0-tx {Á°ƒspi0spi0m0-pins0 { ÁÁÁ°”spi0m0-cs0 {Á°’spi0m0-cs1 {Á°“spi1spi1m0-pins0 { ÁÁÁ°—spi1m0-cs0 {Á°•spi1m0-cs1 {Á°–spi2spi2m0-pins0 {ÁÁÁ°šspi2m0-cs0 {Á°˜spi2m0-cs1 {Á°™spi3spi3m0-pins0 { ÁÁ Á°�spi3m0-cs0 {Á°›spi3m0-cs1 {Á°œtsadctsadc-shutorg {Á°«tsadc-pin {Á°¬uart0uart0-xfer {Ãð*uart1uart1m0-xfer { à ðžuart2uart2m0-xfer {ÃðŸuart3uart3m0-xfer {Ãð uart4uart4m0-xfer {Ãð¡uart5uart5m0-xfer {Ãð¢uart6uart6m0-xfer {Ãð£uart7uart7m0-xfer {Ãð¤uart8uart8m0-xfer {Ãð¥uart9uart9m0-xfer {Ãð¦vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2camerabcamerab-pdn-l { Á°ˆcamerab-rst-l { Á°‰camerafcameraf-pdn-l { Ácameraf-rst-l {Ágsensorgsensor-int-l {ð‘kbkb-id-det {Á°Ìlcdlcd-pwren-h {Á°Upciepcie-pwren-h {Á°Õpcie-reset-h { Á°bsdmmcsdmmc-pwren-l {Á°Ösoundhp-det-l {Á°Ïspk-ctl {Á°Ótptp-int-l-pmuio2 {ð…tp-rst-l-pmuio2 {Á°†usbusbcc-int-l {Áusb-host-pwren1-h {Á°Øusb-host-pwren2-h {Á°Ùwifihost-wake-wl {Áwifi-wake-host-h {Élcd0lcd0-rst-l {Á°Vopp-table-0,operating-points-v2 ‰°opp-408000000 ”Q– › øP øPŒ0 ©œ@opp-600000000 ”#ÃF › øP øPŒ0 ©œ@opp-816000000 ”0£, › øP øPŒ0 ©œ@ ºopp-1104000000 ”AÍ´ › »  » Œ0 ©œ@opp-1416000000 ”Tfr ›£è£èŒ0 ©œ@opp-1608000000 ”_Ø" ›ÈàÈàŒ0 ©œ@opp-1800000000 ”kIÒ ›Œ0Œ0Œ0 ©œ@opp-table-1,operating-points-v2°Fopp-200000000 ” ë › øP øPB@opp-300000000 ”ᣠ› øP øPB@opp-400000000 ”ׄ › øP øPB@opp-600000000 ”#ÃF › »  » B@opp-700000000 ”)¹' ›~ð~ðB@opp-800000000 ”/¯ ›B@B@B@chosen Æserial2:1500000n8adc-keys ,adc-keys ÒÊ Þbuttons ïw@ button-vol-up Volume Up s (Šbutton-vol-down Volume Down r (Öbacklight,pwm-backlight BËa¨ GÜ YÈ pd.#°Tbattery,simple-battery ‰[�€ «“à È„€ íAœàB`003á@M¨bAòÐd@Ù�_?÷Z?@U>A€P=^ðK<› F;ïÀA;GÈ<:|¨79óð29­ -9ž(9’H#9Kø8Œ�7ŠÀ6È5ð˜ 5H 3á@°(gpio-keys ,gpio-keysÁdefault·Ìtablet-mode-switchw (Œ Tablet Mode‰ hdmi-connector,hdmi-connector?dportendpointúͰ^led-0,regulator-ledšÎ¦¬flashrk817-sound,simple-audio-cardÁdefault·Ï i2s örk817_ext&CµMicrophoneMic JackHeadphoneHeadphonesSpeakerInternal Speakers¶ÏMICRMic JackHeadphonesHPOLHeadphonesHPORInternal SpeakersSpeaker Amplifier OUTLInternal SpeakersSpeaker Amplifier OUTRSpeaker Amplifier INLHPOLSpeaker Amplifier INRHPOR éŒÐ#Internal Speakerssimple-audio-card,cpuGÑsimple-audio-card,codecGÒspeaker-amplifier,simple-audio-amplifierÁdefault·Ó !ŒBSpeaker AmplifierTÔ°Ðregulator-vcc-3v3,regulator-fixed¦vcc_3v3úµ2Z Í2Z  m°regulator-vcc3v3-minipcie,regulator-fixed_ rŒÁdefault·Õ¦vcc3v3_minipcieµ2Z Í2Z  #°dregulator-vcc3v3-sd,regulator-fixed r$Ádefault·Ö ¦vcc3v3_sdµ2Z Í2Z  m°iregulator-vcc5v0-flashled,regulator-fixed_ rŒÁdefault·×¦vcc5v0_flashledµLK@ÍLK@ '°Îregulator-vcc5v0-usb-host0,regulator-fixed_ rŒÁdefault·Ø¦vcc5v0_usb_host0µLK@ÍLK@ '°½regulator-vcc5v0-usb-host2,regulator-fixed_ rŒÁdefault·Ù¦vcc5v0_usb_host2µLK@ÍLK@ '°¿regulator-vcc-bat,regulator-fixed¦vcc_batú°Ôregulator-vcc-sys,regulator-fixed¦vcc_sysú Ô°#regulator-vdd1v2-dvp,regulator-fixed ¦vdd1v2_dvpµO€ÍO€ °‹ interrupt-parent#address-cells#size-cellscompatiblechassis-typemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3mmc0mmc1device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplyregulator-off-in-suspendsystem-power-controller#sound-dai-cellswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-initial-moderegulator-on-in-suspendmonitored-batteryrockchip,resistor-sense-micro-ohmsrockchip,sleep-enter-current-microamprockchip,sleep-filter-current-microampdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpointclock-masterbacklightenable-gpiospower-supplyrotationreset-gpiosavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesvpcie3v3-supplybus-widthcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr104vmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendnon-removablespi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthvcc-supplyno-sdiono-sdmmc-hs200-1_8vdma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsAVDD28-supplyVDDIO-supplyirq-gpiosavdd-supplydvdd-supplydovdd-supplypowerdown-gpiosdata-laneslink-frequenciesst,drdy-int-pinvddio-supplymount-matrixpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfphy-supplygpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelcharge-full-design-microamp-hourscharge-term-current-microampconstant-charge-current-max-microampconstant-charge-voltage-max-microvoltvoltage-max-design-microvoltvoltage-min-design-microvoltocv-capacity-celsiusocv-capacity-table-0debounce-intervallinux,input-typevled-supplycolorfunctionsimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,hp-det-gpiossimple-audio-card,aux-devssimple-audio-card,pin-switchessound-name-prefixVCC-supplyenable-active-highgpio