Ð þíØ>8Ì�( ®ÌX %,embedfire,lubancat-1rockchip,rk35667EmbedFire LubanCat 1aliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe2b0000ì/mmc@fe310000cpus cpu@0ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ cpu@100ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ cpu@200ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ cpu@300ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ l3-cache,cacheµÁ'4@F­display-subsystem,rockchip,display-subsystemÏfirmwarescmi ,arm,scmi-smcÕ‚à protocol@14ýæ­hdmi-sound,simple-audio-cardóHDMI i2s#=okaysimple-audio-card,codecDsimple-audio-card,cpuD pmu,arm,cortex-a55-pmu0NäåæçY psci ,arm,psci-1.0smcreserved-memory lshmem@10f000,arm,scmi-shmemýðs­timer,arm,armv8-timer0N   zxin24m ,fixed-clock‘n6¡xin24mæ­xin32k ,fixed-clock‘€¡xin32k´¾defaultæsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü@›œ�Ìsatapmaliverxoob N_Ø Ýsata-phyçù =disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü€ ¡¢Ìsatapmaliverxoob N`Ø Ýsata-phyçù =disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3ýüÀ@ N©¦§¥Ìref_clksuspend_clkbus_clkotg utmi_wideù” =disabledØ Ýusb2-phy8 ?high-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ýý@ Nª©ª¨Ìref_clksuspend_clkbus_clkhost ØÝusb2-phyusb3-phy utmi_wideù•=okayinterrupt-controller@fd400000 ,arm,gic-v3 ýý@ýF N MbsýA}(ˆl —­msi-controller@fd440000,arm,gic-v3-itsýýD—ˆ§­^usb@fd800000 ,generic-ehciýý€ N‚½¾¼ØÝusb=okayusb@fd840000 ,generic-ohciýý„ Nƒ½¾¼ØÝusb=okayusb@fd880000 ,generic-ehciýýˆ N…¿À¼ØÝusb=okayusb@fd8c0000 ,generic-ohciýýŒ N†¿À¼ØÝusb=okaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýý­\io-domains&,rockchip,rk3568-pmu-io-voltage-domain=okay²ÀÎÜêøsyscon@fdc50000ýýÅ ,rockchip,rk3566-pipe-grfsyscon­®syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýýÆ­syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýýÈ­¯syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýýÉ­°syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€­±syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€€­²clock-controller@fdd00000,rockchip,rk3568-pmucruýýÐæ­clock-controller@fdd20000,rockchip,rk3568-cruýýÒÌxin24mæ! 1€G†Œ ëÂF]­i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýýÔ N.- Ìi2cpclk´ ¾default =okayregulator@1c ,tcs,tcs4525ýj‡vdd_cpu–ª¼ 5ÔŒ0ìü!­regulator-state-mem pmic@20,rockchip,rk809ý "N¡rk808-clkout1rk808-clkout2¾default´#%=æK$W$c$o${$‡$“$Ÿ$«$regulatorsDCDC_REG1 ‡vdd_logic–ª¼¡ Ô™pìq·regulator-state-mem DCDC_REG2‡vdd_gpu–ª¼¡ Ô™pìq·­Cregulator-state-mem DCDC_REG3‡vcc_ddr–ª·regulator-state-memÎDCDC_REG4‡vdd_npu–ª¼¡ Ô™pìq·regulator-state-mem DCDC_REG5‡vcc_1v8–ª¼w@Ôw@­regulator-state-mem LDO_REG1‡vdda0v9_imageª–¼ » Ô » ­Xregulator-state-mem LDO_REG2 ‡vdda_0v9–ª¼ » Ô » regulator-state-mem LDO_REG3 ‡vdda0v9_pmu–ª¼ » Ô » regulator-state-memÎæ » LDO_REG4 ‡vccio_acodec–ª¼2Z Ô2Z ­regulator-state-mem LDO_REG5 ‡vccio_sd–ª¼w@Ô2Z ­regulator-state-mem LDO_REG6 ‡vcc3v3_pmu–ª¼2Z Ô2Z ­regulator-state-memÎæ2Z LDO_REG7 ‡vcca_1v8–ª¼w@Ôw@­¡regulator-state-mem LDO_REG8 ‡vcca1v8_pmu–ª¼w@Ôw@regulator-state-memÎæw@LDO_REG9‡vcca1v8_image–ª¼w@Ôw@­Yregulator-state-mem SWITCH_REG1‡vcc_3v3–ª­regulator-state-mem SWITCH_REG2 ‡vcc3v3_sd–ª­`regulator-state-mem serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýýÕ Nt ,Ìbaudclkapb_pclk%%´&¾default =disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 Ìpwmpclk´'¾default =disabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 Ìpwmpclk´(¾default =disabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×  0 Ìpwmpclk´)¾default =disabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×0 0 Ìpwmpclk´*¾default =disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýýÙpower-controller!,rockchip,rk3568-power-controller) ­power-domain@7ý=+)power-domain@8ýÌÍ =,-.)power-domain@9ý ÚÛÜ =/01)power-domain@10ý ñò=234567)power-domain@11ý í=8)power-domain@13ý =9)power-domain@14ý =:;<)power-domain@15ý==>?@A)gpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýýæ@$N()' DjobmmugpuÌgpubusù=okayŽBTC­žvideo-codec@fdea0400,rockchip,rk3568-vpuýýê N‹Dvdpuîï Ìaclkhclk`Dù iommu@fdea0800,rockchip,rk3568-iommuýýê@ NŠ Ìaclkifaceîïù g­Drga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýýë€ NZóôõÌaclkhclksclk&$% tcoreaxiahbù video-codec@fdee0000,rockchip,rk3568-vepuýýî N@ýþ Ìaclkhclk`Eù iommu@fdee0800,rockchip,rk3568-iommuýýî@ N?ýþ Ìaclkifaceù g­Evideo-capture@fdfe0000,rockchip,rk3568-vicapýýþ N’!Ð1ᣠÎÏÐÑÌaclkhclkdclkiclk`Fù(÷øùûútarsthrstdrstprstirst] =disabledports port@0ýport@1ýiommu@fdfe0800,rockchip,rk3568-iommuýýþ N’ÎÏ Ìaclkifacegù€ =disabled­Fmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ@ Nd ÁÂŽ�Ìbiuciuciu-driveciu-sample›¦ðÑ€ëtreset =disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aýþN Dmacirqeth_wake_irq@†‰‰ÇÃĉÈWÌstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì tstmmaceth]´GÄÕHèIû=okayrgmii output J* @$ø† !‰†F‡Å1sY@¾default´KLMNOU^ gPmdio,snps,dwmac-mdio phy@0,ethernet-phy-ieee802.3-c22ý­Pstmmac-axi-configr|Œ­Grx-queues-configœ­Hqueue0tx-queues-config²­Iqueue0vop@fe040000 ýþ0þ@Èvopgamma-lut N”(ÝÞßàá%Ìaclkhclkdclk_vp0dclk_vp1dclk_vp2`Qù ]=okay,rockchip,rk3566-vop!ßàFports ­port@0ý endpoint@2ýÒR­Zport@1ý port@2ý iommu@fe043e00,rockchip,rk3568-iommu ýþ>þ? N”ÝÞ Ìaclkifacegù =okay­Qdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ NDÌpclkèÝdphyØSù tapb] =disabledports port@0ýport@1ýdsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ NEÌpclkéÝdphyØTù tapb] =disabledports port@0ýport@1ýhdmi@fe0a0000,rockchip,rk3568-dw-hdmiýþ  N-(æç“(ÚÌiahbisfrcecref¾default ´UVWù ]â=okayóXY­ports port@0ýendpointÒZ­Rport@1ýendpointÒ[­¼qos@fe128000,rockchip,rk3568-qossysconýþ€ ­+qos@fe138080,rockchip,rk3568-qossysconýþ€€ ­:qos@fe138100,rockchip,rk3568-qossysconýþ� ­;qos@fe138180,rockchip,rk3568-qossysconýþ�€ ­<qos@fe148000,rockchip,rk3568-qossysconýþ€ ­,qos@fe148080,rockchip,rk3568-qossysconýþ€€ ­-qos@fe148100,rockchip,rk3568-qossysconýþ� ­.qos@fe150000,rockchip,rk3568-qossysconýþ ­8qos@fe158000,rockchip,rk3568-qossysconýþ€ ­2qos@fe158100,rockchip,rk3568-qossysconýþ� ­3qos@fe158180,rockchip,rk3568-qossysconýþ�€ ­4qos@fe158200,rockchip,rk3568-qossysconýþ‚ ­5qos@fe158280,rockchip,rk3568-qossysconýþ‚€ ­6qos@fe158300,rockchip,rk3568-qossysconýþƒ ­7qos@fe180000,rockchip,rk3568-qossysconýþ qos@fe190000,rockchip,rk3568-qossysconýþ ­=qos@fe190280,rockchip,rk3568-qossysconýþ€ ­>qos@fe190300,rockchip,rk3568-qossysconýþ ­?qos@fe190380,rockchip,rk3568-qossysconýþ€ ­@qos@fe190400,rockchip,rk3568-qossysconýþ ­Aqos@fe198000,rockchip,rk3568-qossysconýþ€ ­9qos@fe1a8000,rockchip,rk3568-qossysconýþ€ ­/qos@fe1a8080,rockchip,rk3568-qossysconýþ€€ ­0qos@fe1a8100,rockchip,rk3568-qossysconýþ� ­1dfi@fe230000,rockchip,rk3568-dfiýþ# N \pcie@fe260000,rockchip,rk3568-pcie0ýÀ@þ&ôÈdbiapbconfig<NKJIHGDsyspmcmsglegacyerr (�‚ƒ„…$Ìaclk_mstaclk_slvaclk_dbipclkauxñpcib*`=]]]]K\kz‰^‘Ø Ýpcie-phyùTlôôô ô à@¡tpipe =okay ›"§_legacy-interrupt-controllerbM NH­]mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ+@ Nb °±Š‹Ìbiuciuciu-driveciu-sample›¦ðÑ€Ôtreset=okay·ÁÓäïý` ¾default´abcdmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ,@ Nc ²³Œ�Ìbiuciuciu-driveciu-sample›¦ðÑ€Ötreset =disabledspi@fe300000 ,rockchip,sfcýþ0@ NexvÌclk_sfchclk_sfc´e¾default =disabledmmc@fe310000,rockchip,rk3568-dwcmshcýþ1 N!{}| 1 ëÂn6 ëÂ(|zy{}Ìcorebusaxiblocktimer=okay·¦ ë  %¾default ´fghrng@fe388000,rockchip,rk3568-rngýþ8€@po Ìcoreahbm =disabledi2s@fe400000,rockchip,rk3568-i2s-tdmýþ@ N4!=A1FÏqFÏq?C9Ìmclk_txmclk_rxhclki 3txPQ ttx-mrx-m]â =disabled­ i2s@fe410000,rockchip,rk3568-i2s-tdmýþA N5!EI1FÏqFÏqGK:Ìmclk_txmclk_rxhclkii 3rxtxRS ttx-mrx-m]¾default0´jklmnopqrstuâ=okay =i2s@fe420000,rockchip,rk3568-i2s-tdmýþB N6!M1FÏqOO;Ìmclk_txmclk_rxhclkii 3txrxTttx-m]¾default´vwxyâ =disabledi2s@fe430000,rockchip,rk3568-i2s-tdmýþC N7SW<Ìmclk_txmclk_rxhclkii 3txrxUV ttx-mrx-m]â =disabledpdm@fe440000,rockchip,rk3568-pdmýþD NLZYÌpdm_clkpdm_hclki  3rx´z{|}~¾defaultXtpdm-mâ =disabledspdif@fe460000,rockchip,rk3568-spdifýþF Nf Ìmclkhclk_\i 3tx¾default´€â =disableddma-controller@fe530000,arm,pl330arm,primecellýþS@N  X  Ìapb_pclk o­%dma-controller@fe550000,arm,pl330arm,primecellýþU@N X  Ìapb_pclk o­ii2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþZ N/HG Ìi2cpclk´�¾default  =disabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ[ N0JI Ìi2cpclk´‚¾default  =disabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ\ N1LK Ìi2cpclk´ƒ¾default  =disabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ] N2NM Ìi2cpclk´„¾default  =disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ^ N3PO Ìi2cpclk´…¾default  =disabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtýþ` N• Ìtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiýþa NgRQÌspiclkapb_pclk%% 3txrx¾default ´†‡ˆ  =disabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiýþb NhTSÌspiclkapb_pclk%% 3txrx¾default ´‰Š‹  =disabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiýþc NiVUÌspiclkapb_pclk%% 3txrx¾default ´Œ�Ž  =disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiýþd NjXWÌspiclkapb_pclk%% 3txrx¾default ´��‘  =disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartýþe NuÌbaudclkapb_pclk%%´’¾default =disabledserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartýþf Nv# Ìbaudclkapb_pclk%%´“¾default=okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartýþg Nw'$Ìbaudclkapb_pclk%%´”¾default =disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartýþh Nx+(Ìbaudclkapb_pclk%% ´•¾default =disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartýþi Ny/,Ìbaudclkapb_pclk% % ´–¾default =disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþj Nz30Ìbaudclkapb_pclk% % ´—¾default =disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþk N{74Ìbaudclkapb_pclk%%´˜¾default =disabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþl N|;8Ìbaudclkapb_pclk%%´™¾default =disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþm N}?<Ìbaudclkapb_pclk%%´š¾default =disabledthermal-zonescpu-thermal zd �è ž›tripscpu_alert0 ®p ºÐøpassive­œcpu_alert1 ®$ø ºÐøpassivecpu_crit ®s ºÐ øcriticalcooling-mapsmap0 Åœ0 Ê ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal z �è ž›tripsgpu-threshold ®p ºÐøpassivegpu-target ®$ø ºÐøpassive­�gpu-crit ®s ºÐ øcriticalcooling-mapsmap0 Å� Êžÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcýþq Ns!1f@ ®`Ìtsadcapb_pclk�‚×] Ùs¾defaultsleep´Ÿ ð  ú=okay  '­›saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcýþr N]Ìsaradcapb_pclk€ tsaradc-apb B=okay T¡pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþnZY Ìpwmpclk´¢¾default =disabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþnZY Ìpwmpclk´£¾default =disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþn ZY Ìpwmpclk´¤¾default =disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþn0ZY Ìpwmpclk´¥¾default =disabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo]\ Ìpwmpclk´¦¾default =disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo]\ Ìpwmpclk´§¾default =disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo ]\ Ìpwmpclk´¨¾default =disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo0]\ Ìpwmpclk´©¾default =disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp`_ Ìpwmpclk´ª¾default =disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp`_ Ìpwmpclk´«¾default =disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp `_ Ìpwmpclk´¬¾default =disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp0`_ Ìpwmpclk´­¾default =disabledphy@fe830000,rockchip,rk3568-naneng-combphyýþƒ"} Ìrefapbpipe!"1õáÇtphy `® r¯ ˆ=okay­phy@fe840000,rockchip,rk3568-naneng-combphyýþ„%~ Ìrefapbpipe!%1õáÉtphy `® r° ˆ=okay­phy@fe870000,rockchip,rk3568-csi-dphyýþ‡yÌpclk ˆºtapb] =disabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyýþ… Ìrefpclkz ˆù tapb» =disabled­Smipi-dphy@fe860000,rockchip,rk3568-dsi-dphyýþ† Ìrefpclk{ ˆù tapb¼ =disabled­Tusb2phy@fe8a0000,rockchip,rk3568-usb2phyýþŠÌphyclk¡clk_usbphy0_480m N‡ “±æ=okay­host-port ˆ=okay­otg-port ˆ=okay­usb2phy@fe8b0000,rockchip,rk3568-usb2phyýþ‹Ìphyclk¡clk_usbphy1_480m Nˆ “²æ=okayhost-port ˆ=okay­otg-port ˆ=okay­pinctrl,rockchip,rk3568-pinctrl]\ l­³gpio@fdd60000,rockchip,gpio-bankýýÖ N!.  £ ³³  ¿Mb­"gpio@fe740000,rockchip,gpio-bankýþt N"cd £ ³³  ¿Mbgpio@fe750000,rockchip,gpio-bankýþu N#ef £ ³³@  ¿Mb­Jgpio@fe760000,rockchip,gpio-bankýþv N$gh £ ³³`  ¿Mbgpio@fe770000,rockchip,gpio-bankýþw N%ij £ ³³€  ¿Mbpcfg-pull-up Ë­¶pcfg-pull-none Ø­´pcfg-pull-none-drv-level-1 Ø å­¸pcfg-pull-none-drv-level-2 Ø å­·pcfg-pull-none-drv-level-3 Ø å­»pcfg-pull-up-drv-level-1 Ë å­ºpcfg-pull-up-drv-level-2 Ë å­µpcfg-pull-none-smt Ø ô­¹acodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 ´­cpuebcedpdpemmcemmc-bus8€  µ µµµµµµµ­femmc-clk µ­gemmc-cmd µ­heth0eth1flashfspifspi-pins` ´´´´´´­egmac0gmac1gmac1m1-miim ´´­Kgmac1m1-rx-bus20 ´´ ´­Mgpuhdmitxhdmitxm0-cec ´­Whdmitx-scl ´­Uhdmitx-sda ´­Vi2c0i2c0-xfer ¹ ¹­ i2c1i2c1-xfer ¹ ¹­�i2c2i2c2m0-xfer ¹¹­‚i2c3i2c3m0-xfer ¹¹­ƒi2c4i2c4m0-xfer  ¹ ¹­„i2c5i2c5m0-xfer  ¹ ¹­…i2s1i2s1m0-lrckrx ´­mi2s1m0-lrcktx ´­li2s1m0-sclkrx ´­ki2s1m0-sclktx ´­ji2s1m0-sdi0  ´­ni2s1m0-sdi1  ´­oi2s1m0-sdi2  ´­pi2s1m0-sdi3 ´­qi2s1m0-sdo0 ´­ri2s1m0-sdo1 ´­si2s1m0-sdo2  ´­ti2s1m0-sdo3  ´­ui2s2i2s2m0-lrcktx ´­wi2s2m0-sclktx ´­vi2s2m0-sdi ´­xi2s2m0-sdo ´­yi2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk ´­zpdmm0-clk1 ´­{pdmm0-sdi0  ´­|pdmm0-sdi1  ´­}pdmm0-sdi2  ´­~pdmm0-sdi3 ´­pmicpmic_int ¶­#pmupwm0pwm0m0-pins ´­'pwm1pwm1m0-pins ´­(pwm2pwm2m0-pins ´­)pwm3pwm3-pins ´­*pwm4pwm4-pins ´­¢pwm5pwm5-pins ´­£pwm6pwm6-pins ´­¤pwm7pwm7-pins ´­¥pwm8pwm8m0-pins  ´­¦pwm9pwm9m0-pins  ´­§pwm10pwm10m0-pins  ´­¨pwm11pwm11m0-pins ´­©pwm12pwm12m0-pins ´­ªpwm13pwm13m0-pins ´­«pwm14pwm14m0-pins ´­¬pwm15pwm15m0-pins ´­­refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ µµµµ­asdmmc0-clk µ­bsdmmc0-cmd µ­csdmmc0-det ¶­dsdmmc1sdmmc2spdifspdifm0-tx ´­€spi0spi0m0-pins0 ´´´­ˆspi0m0-cs0 ´­†spi0m0-cs1 ´­‡spi1spi1m0-pins0  ´´´­‹spi1m0-cs0 ´­‰spi1m0-cs1 ´­Šspi2spi2m0-pins0 ´´´­Žspi2m0-cs0 ´­Œspi2m0-cs1 ´­�spi3spi3m0-pins0  ´´ ´­‘spi3m0-cs0 ´­�spi3m0-cs1 ´­�tsadctsadc-shutorg ´­Ÿtsadc-pin ´­ uart0uart0-xfer ¶¶­&uart1uart1m0-xfer  ¶ ¶­’uart2uart2m0-xfer ¶¶­“uart3uart3m0-xfer ¶¶­”uart4uart4m0-xfer ¶¶­•uart5uart5m0-xfer ¶¶­–uart6uart6m0-xfer ¶¶­—uart7uart7m0-xfer ¶¶­˜uart8uart8m0-xfer ¶¶­™uart9uart9m0-xfer ¶¶­švopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac1m1-tx-bus2-level30 »»´­Lgmac1m1-rgmii-bus-level3@ ´´»»­Ogmac-txc-level2gmac1m1-rgmii-clk-level2 ´·­Nledssys-status-led-pin ´­½usbvcc5v0-usb20-host-en ´­¿vcc5v0-usb30-host-en  ´­Àopp-table-0,operating-points-v2 ­opp-408000000 "Q– ) øP øPŒ0 7œ@opp-600000000 "#ÃF ) øP øPŒ0 7œ@opp-816000000 "0£, ) øP øPŒ0 7œ@ Hopp-1104000000 "AÍ´ ) »  » Œ0 7œ@opp-1416000000 "Tfr )£è£èŒ0 7œ@opp-1608000000 "_Ø" )ÈàÈàŒ0 7œ@opp-1800000000 "kIÒ )Œ0Œ0Œ0 7œ@opp-table-1,operating-points-v2­Bopp-200000000 " ë ) øP øPB@opp-300000000 "ᣠ) øP øPB@opp-400000000 "ׄ ) øP øPB@opp-600000000 "#ÃF ) »  » B@opp-700000000 ")¹' )~ð~ðB@opp-800000000 "/¯ )B@B@B@chosen Tserial2:1500000n8external-gmac1-clock ,fixed-clock‘sY@ ¡gmac1_clkinæhdmi-con,hdmi-connectorøaportendpointÒ¼­[gpio-leds ,gpio-ledssys-led `sys_led fheartbeat |on ¡"¾default´½regulator-usb-5v,regulator-fixed‡usb_5v–ª¼LK@ÔLK@­¾regulator-vcc5v0-sys,regulator-fixed ‡vcc5v0_sys–ª¼LK@ÔLK@¾­!regulator-vcc3v3-sys,regulator-fixed ‡vcc3v3_sys–ª¼2Z Ô2Z !­$regulator-vcc3v3-pcie,regulator-fixed ‡vcc3v3_pcie¼2Z Ô2Z  Š %" �ˆ!­_regulator-vcc5v0-usb20-host,regulator-fixed Š %J¾default´¿‡vcc5v0_usb20_host–regulator-vcc5v0-usb30-host,regulator-fixed Š %J ¾default´À‡vcc5v0_usb30_host– interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio2-supplyvccio1-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspendsystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsophy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlesnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpoint#sound-dai-cellsavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesreset-gpiosvpcie3v3-supplybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpsd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-hs200-1_8vnon-removabledma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathlabellinux,default-triggerdefault-stateenable-active-highstartup-delay-us