Ð þíè8Ûh( ©Û0 6,bigtreetech,cb2-mantabigtreetech,cb2rockchip,rk35667BigTreeTech CB2aliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe310000ì/mmc@fe2b0000cpus cpu@0ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ cpu@100ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ cpu@200ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ cpu@300ñcpu,arm,cortex-a55ýpsci%€2@D€Q€^@p€}Ž¢­ l3-cache,cacheµÁ'4@F­display-subsystem,rockchip,display-subsystemÏfirmwarescmi ,arm,scmi-smcÕ‚à protocol@14ýæ­hdmi-sound,simple-audio-cardóHDMI i2s#=okaysimple-audio-card,codecDsimple-audio-card,cpuD pmu,arm,cortex-a55-pmu0NäåæçY psci ,arm,psci-1.0smcreserved-memory lshmem@10f000,arm,scmi-shmemýðs­timer,arm,armv8-timer0N   zxin24m ,fixed-clock‘n6¡xin24mæ­xin32k ,fixed-clock‘€¡xin32k´¾defaultæsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü@›œ�Ìsatapmaliverxoob N_Ø Ýsata-phyçù =disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciýü€ ¡¢Ìsatapmaliverxoob N`Ø Ýsata-phyçù =disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3ýüÀ@ N©¦§¥Ìref_clksuspend_clkbus_clkhost utmi_wideù”=okayØ Ýusb2-phy8 ?high-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ýý@ Nª©ª¨Ìref_clksuspend_clkbus_clkhost ØÝusb2-phyusb3-phy utmi_wideù•=okayinterrupt-controller@fd400000 ,arm,gic-v3 ýý@ýF N MbsýA}(ˆl —­msi-controller@fd440000,arm,gic-v3-itsýýD—ˆ§­^usb@fd800000 ,generic-ehciýý€ N‚½¾¼ØÝusb=okayusb@fd840000 ,generic-ohciýý„ Nƒ½¾¼ØÝusb=okayusb@fd880000 ,generic-ehciýýˆ N…¿À¼ØÝusb=okayusb@fd8c0000 ,generic-ohciýýŒ N†¿À¼ØÝusb=okaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýý­\io-domains&,rockchip,rk3568-pmu-io-voltage-domain=okay²ÀÎÜêø"syscon@fdc50000ýýÅ ,rockchip,rk3566-pipe-grfsyscon­¶syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýýÆ­syscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýýÈ­·syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýýÉ­¸syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€­¹syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýýÊ€€­¼clock-controller@fdd00000,rockchip,rk3568-pmucruýýÐæ0­clock-controller@fdd20000,rockchip,rk3568-cruýýÒÌxin24mæ0= M€G†Œ ëÂby­i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýýÔ N.- Ìi2cpclk´¾default =okayregulator@1c ,tcs,tcs4525ý†vdd_cpu• ß4­5°ÅÜüñ "­regulator-state-mem?pmic@20,rockchip,rk809ý !N=Hb–æÌmclkH-¾defaultpmic-sleeppmic-power-offpmic-reset´"#Xi��$›$§$³$¿$Ë$×$ã$ï$­–regulatorsDCDC_REG1ñ•¡ ­™pÜqÅ †vdd_logicregulator-state-mem?DCDC_REG2ñ•¡ ­™pÜqņvdd_gpu­Cregulator-state-mem?DCDC_REG3ñņvcc_ddrregulator-state-memûDCDC_REG4ñ•¡ ­™pÜqņvdd_npuregulator-state-mem?LDO_REG1ñ• » ­ » †vdda0v9_image­Xregulator-state-mem?LDO_REG2ñ• » ­ »  †vdda_0v9regulator-state-mem?LDO_REG3ñ• » ­ »  †vdda0v9_pmuregulator-state-memû » LDO_REG4ñ•-ÆÀ­-ÆÀ †vccio_acodecregulator-state-mem?LDO_REG5ñ•w@­2Z  †vccio_sd­regulator-state-mem?LDO_REG6ñ•2Z ­2Z  †vcc3v3_pmu­regulator-state-memû2Z LDO_REG7ñ•w@­w@ †vcca_1v8­©regulator-state-mem?LDO_REG8ñ•w@­w@ †vcca1v8_pmu­šregulator-state-memûw@LDO_REG9ñ•w@­w@†vcca1v8_image­Yregulator-state-mem?DCDC_REG5ñ•w@­w@†vcc_1v8­regulator-state-mem?SWITCH_REG1ñ†vcc_3v3­regulator-state-mem?SWITCH_REG2ñ †vcc3v3_sdregulator-state-mem?codec/serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýýÕ Nt ,Ìbaudclkapb_pclkL%%´&¾defaultQ^ =disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 Ìpwmpclk´'¾defaulth =disabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý× 0 Ìpwmpclk´(¾defaulth =disabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×  0 Ìpwmpclk´)¾defaulth =disabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýý×0 0 Ìpwmpclk´*¾defaulth =disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýýÙpower-controller!,rockchip,rk3568-power-controllers ­power-domain@7ý‡+spower-domain@8ýÌÍ ‡,-.spower-domain@9ý ÚÛÜ ‡/01spower-domain@10ý ñò‡234567spower-domain@11ý í‡8spower-domain@13ý ‡9spower-domain@14ý ‡:;<spower-domain@15ý‡=>?@Asgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýýæ@$N()' ŽjobmmugpuÌgpubusù=okayŽBžC­¦video-codec@fdea0400,rockchip,rk3568-vpuýýê N‹Žvdpuîï ÌaclkhclkªDù iommu@fdea0800,rockchip,rk3568-iommuýýê@ NŠ Ìaclkifaceîïù ±­Drga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rgaýýë€ NZóôõÌaclkhclksclk&$% ¾coreaxiahbù video-codec@fdee0000,rockchip,rk3568-vepuýýî N@ýþ ÌaclkhclkªEù iommu@fdee0800,rockchip,rk3568-iommuýýî@ N?ýþ Ìaclkifaceù ±­Evideo-capture@fdfe0000,rockchip,rk3568-vicapýýþ N’=ÐMᣠÎÏÐÑÌaclkhclkdclkiclkªFù(÷øùûú¾arsthrstdrstprstirsty =disabledports port@0ýport@1ýiommu@fdfe0800,rockchip,rk3568-iommuýýþ N’ÎÏ Ìaclkiface±ùÊ =disabled­Fmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ@ Nd ÁÂŽ�Ìbiuciuciu-driveciu-sampleåððÑ€ë¾reset =disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aýþN Žmacirqeth_wake_irq@†‰‰ÇÃĉÈWÌstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refì ¾stmmacethyþGH2IE=okay=‰†b‡ÅMsY@Ninput[J frgmii-id¾default´KLMNOPmdio,snps,dwmac-mdio phy@0,ethernet-phy-ieee802.3-c22oN  ~!І ý­Jstmmac-axi-configž¨¸­Grx-queues-configÈ­Hqueue0tx-queues-configÞ­Iqueue0vop@fe040000 ýþ0þ@ôvopgamma-lut N”(ÝÞßàá%Ìaclkhclkdclk_vp0dclk_vp1dclk_vp2ªQù y=okay,rockchip,rk3566-vop=ßàbports ­port@0ý endpoint@2ýþR­Zport@1ý port@2ý iommu@fe043e00,rockchip,rk3568-iommu ýþ>þ? N”ÝÞ Ìaclkiface±ù =okay­Qdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ NDÌpclkèÝdphyØSù ¾apby =disabledports port@0ýport@1ýdsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiýþ NEÌpclkéÝdphyØTù ¾apby =disabledports port@0ýport@1ýhdmi@fe0a0000,rockchip,rk3568-dw-hdmiýþ  N-(æç“(ÚÌiahbisfrcecref¾default ´UVWù QyX=okayXY­ports port@0ýendpointþZ­Rport@1ýendpointþ[­Éqos@fe128000,rockchip,rk3568-qossysconýþ€ ­+qos@fe138080,rockchip,rk3568-qossysconýþ€€ ­:qos@fe138100,rockchip,rk3568-qossysconýþ� ­;qos@fe138180,rockchip,rk3568-qossysconýþ�€ ­<qos@fe148000,rockchip,rk3568-qossysconýþ€ ­,qos@fe148080,rockchip,rk3568-qossysconýþ€€ ­-qos@fe148100,rockchip,rk3568-qossysconýþ� ­.qos@fe150000,rockchip,rk3568-qossysconýþ ­8qos@fe158000,rockchip,rk3568-qossysconýþ€ ­2qos@fe158100,rockchip,rk3568-qossysconýþ� ­3qos@fe158180,rockchip,rk3568-qossysconýþ�€ ­4qos@fe158200,rockchip,rk3568-qossysconýþ‚ ­5qos@fe158280,rockchip,rk3568-qossysconýþ‚€ ­6qos@fe158300,rockchip,rk3568-qossysconýþƒ ­7qos@fe180000,rockchip,rk3568-qossysconýþ qos@fe190000,rockchip,rk3568-qossysconýþ ­=qos@fe190280,rockchip,rk3568-qossysconýþ€ ­>qos@fe190300,rockchip,rk3568-qossysconýþ ­?qos@fe190380,rockchip,rk3568-qossysconýþ€ ­@qos@fe190400,rockchip,rk3568-qossysconýþ ­Aqos@fe198000,rockchip,rk3568-qossysconýþ€ ­9qos@fe1a8000,rockchip,rk3568-qossysconýþ€ ­/qos@fe1a8080,rockchip,rk3568-qossysconýþ€€ ­0qos@fe1a8100,rockchip,rk3568-qossysconýþ� ­1dfi@fe230000,rockchip,rk3568-dfiýþ# N .\pcie@fe260000,rockchip,rk3568-pcie0ýÀ@þ&ôôdbiapbconfig<NKJIHGŽsyspmcmsglegacyerr;(�‚ƒ„…$Ìaclk_mstaclk_slvaclk_dbipclkauxñpcibE`X]]]]fw†•¤^¬Ø Ýpcie-phyùTlôôô ô à@¡¾pipe =okay¾default´_ ~` ¶alegacy-interrupt-controllerbM NH­]mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ+@ Nb °±Š‹Ìbiuciuciu-driveciu-sampleåððÑ€Ô¾reset=okayÆÐâó¾default´bcdeþf mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcýþ,@ Nc ²³Œ�Ìbiuciuciu-driveciu-sampleåððÑ€Ö¾reset=okay Æâ ó $ :g E¾default ´hij SZwifi@1,brcm,bcm4329-fmacýkN  Žhost-wake¾default´l q spi@fe300000 ,rockchip,sfcýþ0@ NexvÌclk_sfchclk_sfc´m¾default=okay mmc@fe310000,rockchip,rk3568-dwcmshcýþ1 N={}M ëÂn6(|zy{}Ìcorebusaxiblocktimer=okayÆð ë E¾default ´noprng@fe388000,rockchip,rk3568-rngýþ8€@po Ìcoreahbm =disabledi2s@fe400000,rockchip,rk3568-i2s-tdmýþ@ N4==AMFÏqFÏq?C9Ìmclk_txmclk_rxhclkLq …txPQ ¾tx-mrx-myX=okay­ i2s@fe410000,rockchip,rk3568-i2s-tdmýþA N5=EIMFÏqFÏqGK:Ìmclk_txmclk_rxhclkLqq …rxtxRS ¾tx-mrx-my¾default´rstuX=okay �­Íi2s@fe420000,rockchip,rk3568-i2s-tdmýþB N6=MMFÏqOO;Ìmclk_txmclk_rxhclkLqq …txrxT¾tx-my¾default´vwxyX =disabledi2s@fe430000,rockchip,rk3568-i2s-tdmýþC N7SW<Ìmclk_txmclk_rxhclkLqq …txrxUV ¾tx-mrx-myX =disabledpdm@fe440000,rockchip,rk3568-pdmýþD NLZYÌpdm_clkpdm_hclkLq  …rx´z{|}~¾defaultX¾pdm-mX =disabledspdif@fe460000,rockchip,rk3568-spdifýþF Nf Ìmclkhclk_\Lq …tx¾default´€X =disableddma-controller@fe530000,arm,pl330arm,primecellýþS@N  ª  Ìapb_pclk Á­%dma-controller@fe550000,arm,pl330arm,primecellýþU@N ª  Ìapb_pclk Á­qi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþZ N/HG Ìi2cpclk´�¾default  =disabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ[ N0JI Ìi2cpclk´‚¾default  =disabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ\ N1LK Ìi2cpclk´ƒ¾default =okaytouchscreen@48 ,ti,tsc2007ýH=okay Ì” Ü ¸ æ  ïi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ] N2NM Ìi2cpclk´„¾default  =disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cýþ^ N3PO Ìi2cpclk´…¾default  =disabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtýþ` N• Ìtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiýþa NgRQÌspiclkapb_pclkL%% …txrx¾default ´†‡ˆ  =disabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiýþb NhTSÌspiclkapb_pclkL%% …txrx¾default´‰Š  =disabledcan@0,microchip,mcp2515ý‹ŒN¾default´� ø˜–€ $ $spi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiýþc NiVUÌspiclkapb_pclkL%% …txrx¾default ´Ž��  =disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiýþd NjXWÌspiclkapb_pclkL%% …txrx¾default´‘’  =disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartýþe NuÌbaudclkapb_pclkL%% ´“”•¾defaultQ^=okay …txrx $bluetooth,brcm,bcm4345c5–Ìlpo 4k Hk Zk¾default ´—˜™ i$ ušserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartýþf Nv# Ìbaudclkapb_pclkL%%´›¾defaultQ^=okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartýþg Nw'$Ìbaudclkapb_pclkL%%´œ¾defaultQ^ =disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartýþh Nx+(Ìbaudclkapb_pclkL%% ´�¾defaultQ^ =disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartýþi Ny/,Ìbaudclkapb_pclkL% % ´ž¾defaultQ^ =disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþj Nz30Ìbaudclkapb_pclkL% % ´Ÿ¾defaultQ^ =disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþk N{74Ìbaudclkapb_pclkL%%´ ¾defaultQ^ =disabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþl N|;8Ìbaudclkapb_pclkL%%´¡¾defaultQ^ =disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartýþm N}?<Ìbaudclkapb_pclkL%%´¢¾defaultQ^ =disabledthermal-zonescpu-thermal ‚d ˜è ¦£tripscpu_alert0 ¶p ÂÐøpassive­¤cpu_alert1 ¶$ø ÂÐøpassivecpu_crit ¶s ÂÐ øcriticalcooling-mapsmap0 ͤ0 Ò ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal ‚ ˜è ¦£tripsgpu-threshold ¶p ÂÐøpassivegpu-target ¶$ø ÂÐøpassive­¥gpu-crit ¶s ÂÐ øcriticalcooling-mapsmap0 Í¥ Ò¦ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcýþq Ns=Mf@ ®`Ìtsadcapb_pclk�‚×y ás¾defaultsleep´§ ø¨ =okay­£saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcýþr N]Ìsaradcapb_pclk€ ¾saradc-apb =okay *©pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþnZY Ìpwmpclk´ª¾defaulth =disabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþnZY Ìpwmpclk´«¾defaulth =disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþn ZY Ìpwmpclk´¬¾defaulth =disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþn0ZY Ìpwmpclk´­¾defaulth =disabled­Ìpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo]\ Ìpwmpclk´®¾defaulth =disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo]\ Ìpwmpclk´¯¾defaulth =disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo ]\ Ìpwmpclk´°¾defaulth =disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþo0]\ Ìpwmpclk´±¾defaulth =disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp`_ Ìpwmpclk´²¾defaulth =disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp`_ Ìpwmpclk´³¾defaulth =disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp `_ Ìpwmpclk´´¾defaulth =disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmýþp0`_ Ìpwmpclk´µ¾defaulth =disabledphy@fe830000,rockchip,rk3568-naneng-combphyýþƒ"} Ìrefapbpipe="MõáǾphy 6¶ H· ^=okay­phy@fe840000,rockchip,rk3568-naneng-combphyýþ„%~ Ìrefapbpipe=%Mõáɾphy 6¶ H¸ ^=okay­phy@fe870000,rockchip,rk3568-csi-dphyýþ‡yÌpclk ^º¾apby =disabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyýþ… Ìrefpclkz ^ù ¾apb» =disabled­Smipi-dphy@fe860000,rockchip,rk3568-dsi-dphyýþ† Ìrefpclk{ ^ù ¾apb¼ =disabled­Tusb2phy@fe8a0000,rockchip,rk3568-usb2phyýþŠÌphyclk¡clk_usbphy0_480m N‡ i¹æ=okay­host-port ^=okay yº­otg-port ^=okay y»­usb2phy@fe8b0000,rockchip,rk3568-usb2phyýþ‹Ìphyclk¡clk_usbphy1_480m Nˆ i¼æ=okayhost-port ^=okay y½­otg-port ^=okay y¾­pinctrl,rockchip,rk3568-pinctrly.\ l­¿gpio@fdd60000,rockchip,gpio-bankýýÖ N!.  „ ”¿   Mb­!gpio@fe740000,rockchip,gpio-bankýþt N"cd „ ”¿   Mb­`gpio@fe750000,rockchip,gpio-bankýþu N#ef „ ”¿@   Mb­kgpio@fe760000,rockchip,gpio-bankýþv N$gh „ ”¿`   Mb­Õgpio@fe770000,rockchip,gpio-bankýþw N%ij „ ”¿€   Mb­Œpcfg-pull-up ¬­Âpcfg-pull-down ¹­Èpcfg-pull-none È­Àpcfg-pull-none-drv-level-1 È v­Äpcfg-pull-none-drv-level-2 È v­Ãpcfg-pull-none-drv-level-3 È v­Çpcfg-pull-up-drv-level-1 ¬ v­Æpcfg-pull-up-drv-level-2 ¬ v­Ápcfg-pull-none-smt È Õ­Åacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 êÀ­cpuebcedpdpemmcemmc-bus8€ ê Á ÁÁÁÁÁÁÁ­nemmc-clk êÁ­oemmc-cmd êÁ­peth0eth1flashfspifspi-pins` êÀÀÀÀÀÀ­mgmac0gmac1gmac1m0-miim êÀÀ­Kgmac1m0-clkinout êÀ­Ogmac1m0-rx-bus20 ê À À À­Mgmac1m0-tx-bus20 ê ÃÃÀ­Lgmac1m0-rgmii-clk êÀÄ­Ngmac1m0-rgmii-bus@ êÀÀÃíPgpuhdmitxhdmitxm0-cec êÀ­Whdmitx-scl êÀ­Uhdmitx-sda êÀ­Vi2c0i2c0-xfer ê Å Å­i2c1i2c1-xfer ê Å Å­�i2c2i2c2m1-xfer ê Å Å­‚i2c3i2c3m0-xfer êÅÅ­ƒi2c4i2c4m0-xfer ê Å Å­„i2c5i2c5m0-xfer ê Å Å­…i2s1i2s1m0-lrcktx êÀ­si2s1m0-mclk êÀ­#i2s1m0-sclktx êÀ­ri2s1m0-sdi0 ê À­ti2s1m0-sdo0 êÀ­ui2s2i2s2m0-lrcktx êÀ­wi2s2m0-sclktx êÀ­vi2s2m0-sdi êÀ­xi2s2m0-sdo êÀ­yi2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk êÀ­zpdmm0-clk1 êÀ­{pdmm0-sdi0 ê À­|pdmm0-sdi1 ê À­}pdmm0-sdi2 ê À­~pdmm0-sdi3 êÀ­pmicpmic-int ê­"pmupwm0pwm0m1-pins êÀ­'pwm1pwm1m0-pins êÀ­(pwm2pwm2m0-pins êÀ­)pwm3pwm3-pins êÀ­*pwm4pwm4-pins êÀ­ªpwm5pwm5-pins êÀ­«pwm6pwm6-pins êÀ­¬pwm7pwm7-pins êÀ­­pwm8pwm8m0-pins ê À­®pwm9pwm9m0-pins ê À­¯pwm10pwm10m0-pins ê À­°pwm11pwm11m0-pins êÀ­±pwm12pwm12m1-pins êÀ­²pwm13pwm13m1-pins êÀ­³pwm14pwm14m1-pins êÀ­´pwm15pwm15m1-pins êÀ­µrefclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ êÁÁÁÁ­bsdmmc0-clk êÁ­csdmmc0-cmd êÁ­dsdmmc0-det ê­esdmmc1sdmmc1-bus4@ êÁÁÁÁ­hsdmmc1-clk êÁ­jsdmmc1-cmd êÁ­isdmmc2spdifspdifm0-tx êÀ­€spi0spi0m0-pins0 ê ÀÀÀ­ˆspi0m0-cs0 êÀ­†spi0m0-cs1 êÀ­‡spi1spi1m1-pins0 êÀÀÀ­Šspi1m1-cs0 êÀ­‰spi2spi2m0-pins0 êÀÀÀ­�spi2m0-cs0 êÀ­Žspi2m0-cs1 êÀ­�spi3spi3m1-pins0 êÀÀÀ­’spi3m1-cs0 êÀ­‘tsadctsadc-shutorg êÀ­§tsadc-pin êÀ­¨uart0uart0-xfer ê­&uart1uart1m0-xfer ê  ­“uart1m0-ctsn êÀ­”uart1m0-rtsn ê À­•uart2uart2m0-xfer ê­›uart3uart3m0-xfer ê­œuart4uart4m0-xfer ê­�uart5uart5m1-xfer ê­žuart6uart6m0-xfer ê­Ÿuart7uart7m2-xfer ê­ uart8uart8m0-xfer ê­¡uart9uart9m0-xfer ê­¢vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2btbt-enable-h êÈ­™bt-host-wake-l êÈ­—bt-wake-l êÀ­˜pciepcie-drv ê À­Ïpcie-reset-h ê À­_sdio-pwrseqwifi-enable-h êÀ­Îwifi-host-wake-l ê È­lusbvcc5v0-host-en êÀ­Òvcc5v0-otg-en ê À­Óvcc5v0-usb2t-en êÀ­Övcc5v0-usb2b-en êÀ­Ôwork-ledled-heartbeat êÀ­Ëled-blue êÀ­Êmcp2515mcp2515-int-pin ê­�opp-table-0,operating-points-v2 ø­opp-408000000 Q– øP øPŒ0 œ@opp-600000000 #ÃF øP øPŒ0 œ@opp-816000000 0£, øP øPŒ0 œ@ )opp-1104000000 AÍ´ »  » Œ0 œ@opp-1416000000 Tfr £è£èŒ0 œ@opp-1608000000 _Ø" ÈàÈàŒ0 œ@opp-1800000000 kIÒ Œ0Œ0Œ0 œ@opp-table-1,operating-points-v2­Bopp-200000000  ë øP øPB@opp-300000000 ᣠøP øPB@opp-400000000 ׄ øP øPB@opp-600000000 #ÃF »  » B@opp-700000000 )¹' ~ð~ðB@opp-800000000 /¯ B@B@B@chosen 5serial2:1500000n8clock-25000000-cam ,fixed-clock‘}x@ ¡ext_cam_clkæclock-8000000-mcp2515 ,fixed-clock‘zæ­‹hdmi-con,hdmi-connectorøaportendpointþÉ­[leds ,gpio-ledsled-0 A Gpower „Œ Pdefault-on¾default´Êled-1 A Gheartbeat „! Pheartbeat¾default´Ëpwm-fan,pwm-fan f2d–Èÿ uÌÃPrk809-sound,simple-audio-card i2s óAnalog RK809#simple-audio-card,cpuDÍsimple-audio-card,codecD–sdio-pwrseq,mmc-pwrseq-simple– Ìext_clock¾default´Î zÈ ~!­gregulator-vbus,regulator-fixed†vbusñ•LK@­LK@­Ñregulator-vcc12v-dcin,regulator-fixed †vcc12v_dcinñ•·­·­Ðregulator-vcc3v3-pcie,regulator-fixed †vcc3v3_pcie ‘ „Œ ¾default´Ïñ•2Z ­2Z Ð­aregulator-vcc3v3-sys,regulator-fixed †vcc3v3_sysñ•2Z ­2Z Ñ­$regulator-vcc5v0-host,regulator-fixed ‘ „!¾default´Ò †vcc5v0_host3•LK@­LK@­ºregulator-vcc5v0-otg,regulator-fixed ‘ „! ¾default´Ó †vcc5v0_otg3•LK@­LK@­»regulator-vcc5v0-sys,regulator-fixed †vcc5v0_sysñ•LK@­LK@Ñ­ regulator-vcc5v0-usb,regulator-fixed †vcc5v0_usbñ•LK@­LK@Ñregulator-vcc5v0-usb2b,regulator-fixed ‘ ¤Œ¾default´Ô †vcc5v0_usb2b•LK@­LK@­¾regulator-vcc5v0-usb2t,regulator-fixed ‘ „Õ¾default´Ö †vcc5v0_usb2t•LK@­LK@­½regulator-vcc-5v,regulator-fixed†vcc_5vñ•LK@­LK@Ðregulator-vcc-sd,regulator-fixed­2Z •2Z †vcc_sd$­f interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grfregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-ramp-delayregulator-boot-onregulator-always-onvin-supplyfcs,suspend-voltage-selectorregulator-off-in-suspend#sound-dai-cellssystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-on-in-suspendregulator-suspend-microvoltrockchip,mic-in-differentialdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modereset-delay-usreset-gpiosreset-post-delay-ussnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpointavdd-0v9-supplyavdd-1v8-supplyrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesvpcie3v3-supplybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablerockchip,default-sample-phasebrcm,drive-strengthdma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsti,x-plate-ohmsti,rt-thrti,fuzzxti,fuzzyspi-max-frequencyvdd-supplyxceiver-supplyuart-has-rtsctsdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfphy-supplygpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-pull-downbias-disableinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathcolorfunctionlinux,default-triggercooling-levelspwmspost-power-on-delay-msenable-active-highgpio