Ð þííy8Þ�(éÞX ",anbernic,rg-arc-drockchip,rk35667handsetDAnbernic RG ARC-DaliasesJ/pinctrl/gpio@fdd60000P/pinctrl/gpio@fe740000V/pinctrl/gpio@fe750000\/pinctrl/gpio@fe760000b/pinctrl/gpio@fe770000h/i2c@fdd40000m/i2c@fe5a0000r/i2c@fe5b0000w/i2c@fe5c0000|/i2c@fe5d0000�/i2c@fe5e0000†/serial@fdd50000Ž/serial@fe650000–/serial@fe660000ž/serial@fe670000¦/serial@fe680000®/serial@fe690000¶/serial@fe6a0000¾/serial@fe6b0000Æ/serial@fe6c0000Î/serial@fe6d0000Ö/spi@fe610000Û/spi@fe620000à/spi@fe630000å/spi@fe640000ê/mmc@fe310000ï/mmc@fe2b0000ô/mmc@fe2c0000ù/mmc@fe000000cpus cpu@0þcpu,arm,cortex-a55 $psci2€?@Q€^€k@}€Š›¯º cpu@100þcpu,arm,cortex-a55 $psci2€?@Q€^€k@}€Š›¯º cpu@200þcpu,arm,cortex-a55 $psci2€?@Q€^€k@}€Š›¯º cpu@300þcpu,arm,cortex-a55 $psci2€?@Q€^€k@}€Š›¯º l3-cache,cacheÂÎ4A@Sºdisplay-subsystem,rockchip,display-subsystemÜfirmwarescmi ,arm,scmi-smcâ‚í protocol@14 óºhdmi-sound,simple-audio-cardHDMIi2s0Jokaysimple-audio-card,codecQsimple-audio-card,cpuQ pmu,arm,cortex-a55-pmu0[äåæçf psci ,arm,psci-1.0+smcreserved-memory yshmem@10f000,arm,scmi-shmem ð€ºtimer,arm,armv8-timer0[   ‡xin24m ,fixed-clockžn6®xin24móºxin32k ,fixed-clockž€®xin32kÁËdefaultósata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahci ü@›œ�Ùsatapmaliverxoob [_å êsata-phyô Jdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahci ü€ ¡¢Ùsatapmaliverxoob [`å êsata-phyô Jdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3 üÀ@ [©¦§¥Ùref_clksuspend_clkbus_clk peripheral utmi_wide%”,Jokayå êusb2-phyE Lhigh-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3 ý@ [ª©ª¨Ùref_clksuspend_clkbus_clkhost åêusb2-phyusb3-phy utmi_wide%•,Jokayinterrupt-controller@fd400000 ,arm,gic-v3  ý@ýF [ Zo€ýAŠ(•y ¤ºmsi-controller@fd440000,arm,gic-v3-its ýD¤•´ºdusb@fd800000 ,generic-ehci ý€ [‚½¾¼åêusb Jdisabledusb@fd840000 ,generic-ohci ý„ [ƒ½¾¼åêusb Jdisabledusb@fd880000 ,generic-ehci ýˆ […¿À¼åêusbJokayusb@fd8c0000 ,generic-ohci ýŒ [†¿À¼åêusbJokaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfd ýºbio-domains&,rockchip,rk3568-pmu-io-voltage-domainJokay¿ÍÛé÷!syscon@fdc50000 ýÅ ,rockchip,rk3566-pipe-grfsysconº³syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfd ýƺsyscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsyscon ýȺ´syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsyscon ýɺµsyscon@fdca0000#,rockchip,rk3568-usb2phy-grfsyscon ýÊ€º¶syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsyscon ýÊ€€º·clock-controller@fdd00000,rockchip,rk3568-pmucru ýÐó/ºclock-controller@fdd20000,rockchip,rk3568-cru ýÒÙxin24mó/ <L€G†Œ ë¡ axºi2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2c ýÔ [.- Ùi2cpclkÁ Ëdefault Jokaypmic@20,rockchip,rk817 ![®rk808-clkout1rk808-clkout2ÙmclkH<Ha–ó…ËdefaultÁ"#–¤$°$¼$È$Ô$à$ì$ø$%ºÊregulatorsDCDC_REG1$6¡ N™pfq{ ’vdd_logicregulator-state-mem¡º » DCDC_REG2$6¡ N™pfq{’vdd_gpuºEregulator-state-mem¡DCDC_REG3${’vcc_ddrregulator-state-memÖDCDC_REG4$62Z N2Z {’vcc_3v3ºregulator-state-memÖº2Z LDO_REG1$6w@Nw@ ’vcca1v8_pmuºNregulator-state-memÖºw@LDO_REG2$6 » N »  ’vdda_0v9regulator-state-mem¡LDO_REG3$6 » N »  ’vdda0v9_pmuregulator-state-memÖº » LDO_REG4$62Z N2Z  ’vccio_acodecºregulator-state-mem¡LDO_REG5$6w@N2Z  ’vccio_sdºregulator-state-mem¡LDO_REG6$62Z N2Z  ’vcc3v3_pmuºregulator-state-memÖº2Z LDO_REG7$6w@Nw@’vcc_1v8ºregulator-state-mem¡LDO_REG8$6w@N2Z  ’vcc1v8_dvpºregulator-state-mem¡LDO_REG9$6*¹€N*¹€ ’vcc2v8_dvpregulator-state-mem¡BOOST$6G·`NReÀ’boostº%regulator-state-mem¡OTG_SWITCH ’otg_switchregulator-state-mem¡chargerî&'#“àI† regulator@40 ,fcs,fan53555 @p$6 ß4N5°’vdd_cpufü�$ºregulator-state-mem¡serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uart ýÕ [t ,Ùbaudclkapb_pclk˜''Á(Ëdefault�ª Jdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý× 0 ÙpwmpclkÁ)Ëdefault´JokayºÉpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý× 0 ÙpwmpclkÁ*Ëdefault´ Jdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý×  0 ÙpwmpclkÁ+Ëdefault´ Jdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwm ý×0 0 ÙpwmpclkÁ,Ëdefault´ Jdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfd ýÙpower-controller!,rockchip,rk3568-power-controller¿ ºpower-domain@7 Ó-¿power-domain@8 ÌÍ Ó./0¿power-domain@9 ÚÛÜ Ó123¿power-domain@10 ñòÓ456789¿power-domain@11 íÓ:¿power-domain@13 Ó;¿power-domain@14  Ó<=>¿power-domain@15 Ó?@ABC¿gpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrost ýæ@$[()' ÚjobmmugpuÙgpubusJokay›DêEº¤video-codec@fdea0400,rockchip,rk3568-vpu ýê [‹Úvdpuîï ÙaclkhclköF iommu@fdea0800,rockchip,rk3568-iommu ýê@ [Š Ùaclkifaceîï ýºFrga@fdeb0000(,rockchip,rk3568-rgarockchip,rk3288-rga ýë€ [ZóôõÙaclkhclksclk%&$%  coreaxiahb video-codec@fdee0000,rockchip,rk3568-vepu ýî [@ýþ ÙaclkhclköG iommu@fdee0800,rockchip,rk3568-iommu ýî@ [?ýþ Ùaclkiface ýºGvideo-capture@fdfe0000,rockchip,rk3568-vicap ýþ [’<ÐLᣠÎÏÐÑÙaclkhclkdclkiclköH(%÷øùûú arsthrstdrstprstirstx Jdisabledports port@0 port@1 iommu@fdfe0800,rockchip,rk3568-iommu ýþ [’ÎÏ Ùaclkifaceý JdisabledºHmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc þ@ [d ÁÂŽ�Ùbiuciuciu-driveciu-sample1<ðÑ€%ë resetJokayJTerˆI“š  ÁJKLËdefault®»MÇNethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20a þ[ Úmacirqeth_wake_irq@†‰‰ÇÃĉÈWÙstmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref%ì  stmmacethxÔOäõPQ Jdisabledmdio,snps,dwmac-mdio stmmac-axi-config$.>ºOrx-queues-configNºPqueue0tx-queues-configdºQqueue0vop@fe040000  þ0þ@zvopgamma-lut [”(ÝÞßàá%Ùaclkhclkdclk_vp0dclk_vp1dclk_vp2öR xJokay,rockchip,rk3566-vop<ßàaports ºport@0  endpoint@2 „Sº`port@1  endpoint@4 „TºVport@2  iommu@fe043e00,rockchip,rk3568-iommu  þ>þ? [”ÝÞ Ùaclkifaceý JokayºRdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsi þ [DÙpclkèêdphyåU  apb%xJokay ports port@0 endpoint„VºTport@1 endpoint„Wº\panel@0&,anbernic,rg-arc-panelsitronix,st7701 ”XžYËdefaultÁZ «[·Z Yportendpoint„\ºWdsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsi þ [EÙpclkéêdphyå]  apb%x Jdisabledports port@0 port@1 hdmi@fe0a0000,rockchip,rk3568-dw-hdmi þ  [-(æç“(ÚÙiahbisfrcecrefËdefaultÁ^ �x…JokayÀ_ºports port@0 endpoint„`ºSport@1 endpoint„aºÆqos@fe128000,rockchip,rk3568-qossyscon þ€ º-qos@fe138080,rockchip,rk3568-qossyscon þ€€ º<qos@fe138100,rockchip,rk3568-qossyscon þ� º=qos@fe138180,rockchip,rk3568-qossyscon þ�€ º>qos@fe148000,rockchip,rk3568-qossyscon þ€ º.qos@fe148080,rockchip,rk3568-qossyscon þ€€ º/qos@fe148100,rockchip,rk3568-qossyscon þ� º0qos@fe150000,rockchip,rk3568-qossyscon þ º:qos@fe158000,rockchip,rk3568-qossyscon þ€ º4qos@fe158100,rockchip,rk3568-qossyscon þ� º5qos@fe158180,rockchip,rk3568-qossyscon þ�€ º6qos@fe158200,rockchip,rk3568-qossyscon þ‚ º7qos@fe158280,rockchip,rk3568-qossyscon þ‚€ º8qos@fe158300,rockchip,rk3568-qossyscon þƒ º9qos@fe180000,rockchip,rk3568-qossyscon þ qos@fe190000,rockchip,rk3568-qossyscon þ º?qos@fe190280,rockchip,rk3568-qossyscon þ€ º@qos@fe190300,rockchip,rk3568-qossyscon þ ºAqos@fe190380,rockchip,rk3568-qossyscon þ€ ºBqos@fe190400,rockchip,rk3568-qossyscon þ ºCqos@fe198000,rockchip,rk3568-qossyscon þ€ º;qos@fe1a8000,rockchip,rk3568-qossyscon þ€ º1qos@fe1a8080,rockchip,rk3568-qossyscon þ€€ º2qos@fe1a8100,rockchip,rk3568-qossyscon þ� º3dfi@fe230000,rockchip,rk3568-dfi þ# [ Ìbpcie@fe260000,rockchip,rk3568-pcie0 À@þ&ôzdbiapbconfig<[KJIHGÚsyspmcmsglegacyerrÙ(�‚ƒ„…$Ùaclk_mstaclk_slvaclk_dbipclkauxþpcioã`öcccc   $ 3 Bd Jå êpcie-phyTyôôô ô à@%¡ pipe  Jdisabledlegacy-interrupt-controlleroZ [Hºcmmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc þ+@ [b °±Š‹Ùbiuciuciu-driveciu-sample1<ðÑ€%Ô resetJokayJT T! ]ÁefghËdefault h»Çmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc þ,@ [c ²³Œ�Ùbiuciuciu-driveciu-sample1<ðÑ€%Ö resetJokayJT Ti  ]ÁjklmËdefault h»Çspi@fe300000 ,rockchip,sfc þ0@ [exvÙclk_sfchclk_sfcÁnËdefault Jdisabledmmc@fe310000,rockchip,rk3568-dwcmshc þ1 [<{}L ëÂn6(|zy{}ÙcorebusaxiblocktimerJokayJ v ÁopqrsËdefault»Çrng@fe388000,rockchip,rk3568-rng þ8€@po Ùcoreahb%m Jdisabledi2s@fe400000,rockchip,rk3568-i2s-tdm þ@ [4<=ALFÏqFÏq?C9Ùmclk_txmclk_rxhclk˜t …tx%PQ  tx-mrx-mx…Jokayº i2s@fe410000,rockchip,rk3568-i2s-tdm þA [5<EILFÏqFÏqGK:Ùmclk_txmclk_rxhclk˜tt …rxtx%RS  tx-mrx-mxËdefaultÁuvwx…Jokay �ºÒi2s@fe420000,rockchip,rk3568-i2s-tdm þB [6<MLFÏqOO;Ùmclk_txmclk_rxhclk˜tt …txrx%T tx-mxËdefaultÁyz{|… Jdisabledi2s@fe430000,rockchip,rk3568-i2s-tdm þC [7SW<Ùmclk_txmclk_rxhclk˜tt …txrx%UV  tx-mrx-mx… Jdisabledpdm@fe440000,rockchip,rk3568-pdm þD [LZYÙpdm_clkpdm_hclk˜t  …rxÁ}~€�‚Ëdefault%X pdm-m… Jdisabledspdif@fe460000,rockchip,rk3568-spdif þF [f Ùmclkhclk_\˜t …txËdefaultÁƒ… Jdisableddma-controller@fe530000,arm,pl330arm,primecell þS@[  ª  Ùapb_pclk Áº'dma-controller@fe550000,arm,pl330arm,primecell þU@[ ª  Ùapb_pclk Áºti2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þZ [/HG Ùi2cpclkÁ„Ëdefault  Jdisabledi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ[ [0JI Ùi2cpclkÁ…Ëdefault Jokaytouchscreen@14 ,goodix,gt927 [[  Ì[ Á†Ëdefault «[ Ö í€ ài2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ\ [1LK Ùi2cpclkÁ‡Ëdefault  Jdisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ] [2NM Ùi2cpclkÁˆËdefault  Jdisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2c þ^ [3PO Ùi2cpclkÁ‰Ëdefault Jokayº_watchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdt þ` [• Ùtclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spi þa [gRQÙspiclkapb_pclk˜'' …txrxËdefault ÁŠ‹Œ  Jdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spi þb [hTSÙspiclkapb_pclk˜'' …txrxËdefault Á�Ž�  Jdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spi þc [iVUÙspiclkapb_pclk˜'' …txrxËdefault Á�‘’  Jdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spi þd [jXWÙspiclkapb_pclk˜'' …txrxËdefault Á“”•  Jdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uart þe [uÙbaudclkapb_pclk˜'' Á–—˜Ëdefault�ªJokay bluetooth*,realtek,rtl8821cs-btrealtek,rtl8723bs-bt #[ 5[ B[serial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uart þf [v# Ùbaudclkapb_pclk˜''Á™Ëdefault�ªJokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uart þg [w'$Ùbaudclkapb_pclk˜''ÁšËdefault�ª Jdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uart þh [x+(Ùbaudclkapb_pclk˜'' Á›Ëdefault�ª Jdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uart þi [y/,Ùbaudclkapb_pclk˜' ' ÁœËdefault�ª Jdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uart þj [z30Ùbaudclkapb_pclk˜' ' Á�Ëdefault�ª Jdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uart þk [{74Ùbaudclkapb_pclk˜''ÁžËdefault�ª Jdisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uart þl [|;8Ùbaudclkapb_pclk˜''ÁŸËdefault�ª Jdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uart þm [}?<Ùbaudclkapb_pclk˜''Á Ëdefault�ª Jdisabledthermal-zonescpu-thermal Rd hè v¡tripscpu_alert0 †p ’Ð?passiveº¢cpu_alert1 †$ø ’Ð?passivecpu_crit †s ’Ð ?criticalcooling-mapsmap0 �¢0 ¢ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal R hè v¡tripsgpu-threshold †p ’Ð?passivegpu-target †$ø ’Ð?passiveº£gpu-crit †s ’Ð ?criticalcooling-mapsmap0 �£ ¢¤ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadc þq [s<Lf@ ®`Ùtsadcapb_pclk%�‚×x ±sËdefaultsleepÁ¥ Ȧ ÒJokay è ÿº¡saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradc þr []Ùsaradcapb_pclk%€  saradc-apb Jokay ,ºÂpwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwm þnZY ÙpwmpclkÁ§Ëdefault´JokayºÏpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwm þnZY ÙpwmpclkÁ¨Ëdefault´JokayºÎpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwm þn ZY ÙpwmpclkÁ©Ëdefault´JokayºÇpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwm þn0ZY ÙpwmpclkÁªËdefault´JokayºÈpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo]\ ÙpwmpclkÁ«Ëdefault´ Jdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo]\ ÙpwmpclkÁ¬Ëdefault´ Jdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo ]\ ÙpwmpclkÁ­Ëdefault´ Jdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwm þo0]\ ÙpwmpclkÁ®Ëdefault´ Jdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp`_ ÙpwmpclkÁ¯Ëdefault´ Jdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp`_ ÙpwmpclkÁ°Ëdefault´ Jdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp `_ ÙpwmpclkÁ±Ëdefault´ Jdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwm þp0`_ ÙpwmpclkÁ²Ëdefault´ Jdisabledphy@fe830000,rockchip,rk3568-naneng-combphy þƒ"} Ùrefapbpipe<"Lõá%Ç phy 8³ J´ `Jokayºphy@fe840000,rockchip,rk3568-naneng-combphy þ„%~ Ùrefapbpipe<%Lõá%É phy 8³ Jµ ` Jdisabledºphy@fe870000,rockchip,rk3568-csi-dphy þ‡yÙpclk `%º apbx Jdisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphy þ… Ùrefpclkz `  apb%»JokayºUmipi-dphy@fe860000,rockchip,rk3568-dsi-dphy þ† Ùrefpclk{ `  apb%¼ Jdisabledº]usb2phy@fe8a0000,rockchip,rk3568-usb2phy þŠÙphyclk®clk_usbphy0_480m [‡ k¶óJokayºhost-port ` Jdisabledotg-port `Jokayºusb2phy@fe8b0000,rockchip,rk3568-usb2phy þ‹Ùphyclk®clk_usbphy1_480m [ˆ k·óJokayhost-port `Jokayºotg-port ` Jdisabledºpinctrl,rockchip,rk3568-pinctrlxÌb yº¸gpio@fdd60000,rockchip,gpio-bank ýÖ [!.  { ‹¸  —Zoº!gpio@fe740000,rockchip,gpio-bank þt ["cd { ‹¸  —Zogpio@fe750000,rockchip,gpio-bank þu [#ef { ‹¸@  —Zoºigpio@fe760000,rockchip,gpio-bank þv [$gh { ‹¸`  —ZoºÄgpio@fe770000,rockchip,gpio-bank þw [%ij { ‹¸€  —Zoº[pcfg-pull-up £º»pcfg-pull-none °º¹pcfg-pull-none-drv-level-1 ° ½º½pcfg-pull-none-drv-level-2 ° ½º¼pcfg-pull-none-drv-level-3 ° ½ºÀpcfg-pull-up-drv-level-1 £ ½º¿pcfg-pull-up-drv-level-2 £ ½ººpcfg-pull-none-smt ° ̺¾pcfg-output-low áºÁacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 칺cpuebcedpdpemmcemmc-rstnout 칺semmc-bus8€ ì º ººººººººoemmc-clk 캺pemmc-cmd 캺qemmc-datastrobe 칺reth0eth1flashfspifspi-pins` ì¹¹¹¹¹¹ºngmac0gmac1gpuhdmitxhdmitxm0-cec 칺^i2c0i2c0-xfer ì ¾ ¾º i2c1i2c1-xfer ì ¾ ¾º„i2c2i2c2m1-xfer ì ¾ ¾º…i2c3i2c3m0-xfer ì¾¾º‡i2c4i2c4m0-xfer ì ¾ ¾ºˆi2c5i2c5m1-xfer ì¾¾º‰i2s1i2s1m0-lrcktx 칺vi2s1m0-mclk 칺"i2s1m0-sclktx 칺ui2s1m0-sdi0 ì ¹ºwi2s1m0-sdo0 칺xi2s2i2s2m0-lrcktx 칺zi2s2m0-sclktx 칺yi2s2m0-sdi 칺{i2s2m0-sdo 칺|i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk 칺}pdmm0-clk1 칺~pdmm0-sdi0 ì ¹ºpdmm0-sdi1 ì ¹º€pdmm0-sdi2 ì ¹º�pdmm0-sdi3 칺‚pmicpmic-int-l 컺#pmupwm0pwm0m1-pins 칺)pwm1pwm1m0-pins 칺*pwm2pwm2m0-pins 칺+pwm3pwm3-pins 칺,pwm4pwm4-pins 칺§pwm5pwm5-pins 칺¨pwm6pwm6-pins 칺©pwm7pwm7-pins 칺ªpwm8pwm8m0-pins ì ¹º«pwm9pwm9m0-pins ì ¹º¬pwm10pwm10m0-pins ì ¹º­pwm11pwm11m0-pins 칺®pwm12pwm12m0-pins 칺¯pwm13pwm13m0-pins 칺°pwm14pwm14m0-pins 칺±pwm15pwm15m0-pins 칺²refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ 캺ºººesdmmc0-clk 캺fsdmmc0-cmd 캺gsdmmc0-det 컺hsdmmc1sdmmc1-bus4@ 캺ºººjsdmmc1-clk 캺lsdmmc1-cmd 캺ksdmmc1-det ì »ºmsdmmc2sdmmc2m0-bus4@ 캺ºººJsdmmc2m0-clk 캺Lsdmmc2m0-cmd 캺Kspdifspdifm0-tx 칺ƒspi0spi0m0-pins0 ì ¹¹¹ºŒspi0m0-cs0 칺Šspi0m0-cs1 칺‹spi1spi1m0-pins0 ì ¹¹¹º�spi1m0-cs0 칺�spi1m0-cs1 칺Žspi2spi2m0-pins0 ì¹¹¹º’spi2m0-cs0 칺�spi2m0-cs1 칺‘spi3spi3m0-pins0 ì ¹¹ ¹º•spi3m0-cs0 칺“spi3m0-cs1 칺”tsadctsadc-shutorg 칺¥tsadc-pin 칺¦uart0uart0-xfer ì»»º(uart1uart1m1-xfer ì»»º–uart1m1-ctsn 칺—uart1m1-rtsn 칺˜uart2uart2m0-xfer ì»»º™uart3uart3m0-xfer ì»»ºšuart4uart4m0-xfer ì»»º›uart5uart5m0-xfer ì»»ºœuart6uart6m0-xfer ì»»º�uart7uart7m0-xfer ì»»ºžuart8uart8m0-xfer ì»»ºŸuart9uart9m0-xfer ì»»º vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2gpio-btnsbtn-pins-ctrl ì»»»»»» » » » » »»»»»»ºÃbtn-pins-vol ì»»ºÅjoy-muxjoy-mux-en ì Ásdio-pwrseqwifi-enable-h 칺Ëvcc3v3-lcdvcc-lcd-h 칺Ìvcc-wifivcc-wifi-h 칺Íaudio-amplifierspk-amp-enable-h 칺Ógpio-lcdlcd-rst 칺Zheadphonehp-det 칺Ðtouchscreentouch_int ì »º†opp-table-0,operating-points-v2 úºopp-408000000 Q– øP øPŒ0 œ@opp-600000000 #ÃF øP øPŒ0 œ@opp-816000000 0£, øP øPŒ0 œ@ +opp-1104000000 AÍ´ »  » Œ0 œ@opp-1416000000 Tfr £è£èŒ0 œ@opp-1608000000 _Ø" ÈàÈàŒ0 œ@opp-1800000000 kIÒ Œ0Œ0Œ0 œ@opp-table-1,operating-points-v2ºDopp-200000000  ë øP øPB@opp-300000000 ᣠøP øPB@opp-400000000 ׄ øP øPB@opp-600000000 #ÃF »  » B@opp-700000000 )¹' ~ð~ðB@opp-800000000 /¯ B@B@B@chosen 7serial2:1500000n8adc-keys ,adc-keys C Obuttons `w@ z<button-mode ˆMODE Ž< ™Ögpio-keys-control ,gpio-keysÁÃËdefaultbutton-b ±Ä ˆB Ž1button-down ±Ä ˆDPAD-DOWN Ž!button-l1 ±Ä  ˆTL Ž6button-l2 ±Ä  ˆTL2 Ž8button-select ±Ä ˆSELECT Ž:button-start ±Ä  ˆSTART Ž;button-up ±Ä ˆDPAD-UP Ž button-x ±Ä ˆX Ž3button-a ±Ä ˆA Ž0button-c ±Ä ˆC Ž2button-left ±Ä ˆDPAD-LEFT Ž"button-r1 ±Ä  ˆTR Ž7button-r2 ±Ä  ˆTR2 Ž9button-right ±Ä ˆDPAD-RIGHT Ž#button-y ±Ä ˆY Ž4button-z ±Ä ˆZ Ž5gpio-keys-vol ,gpio-keys ³ÁÅËdefaultbutton-vol-down ±Ä ˆVOLUMEDOWN Žrbutton-vol-up ±Ä ˆVOLUMEUP Žshdmi-con,hdmi-connectorÀ_?cportendpoint„ƺapwm-leds ,pwm-ledsled-0 ¾ Äon Òpower Ûÿ êÇa¨led-1 ¾ Òcharging Ûÿ êÈa¨led-2 ¾ Äoff Òstatus Ûÿ êÉa¨sdio-pwrseq,mmc-pwrseq-simpleÊ Ùext_clockÁËËdefault ïÈ «[ºIregulator-vcc3v3-lcd0,regulator-fixed ! ÁÌËdefault$62Z N2Z ’vcc3v3_lcd0_n�ºYregulator-state-mem¡regulator-vcc-sys,regulator-fixed$69ûÀN9ûÀ’vcc_sysº$regulator-vcc-wifi,regulator-fixed  !ÁÍËdefault$62Z N2Z  ’vcc_wifiºMpwm-vibrator ,pwm-vibrator enable êÎ;šÊbacklight,pwm-backlight ($ êÏa¨ºXbattery,simple-battery 54ú€ W“à t„€ ™@@ ¿É æ?¨à3á@ ¨5?¨àd=Ûð_<Ê€Z;çðU;ÐP:aPK9¹XF9(ÐA8«Ð<82¸77±Ð27[à-7`(6î€#6»¸6}8635Ɉ5H  4”ð3á@º&sound,simple-audio-cardÁÐËdefault rk817_extJÑi2s e[0C„MicrophoneMic JackHeadphoneHeadphonesSpeakerInternal SpeakersžžMICLMic JackHeadphonesHPOLHeadphonesHPORInternal SpeakersSpeaker Amp OUTLInternal SpeakersSpeaker Amp OUTRSpeaker Amp INLHPOLSpeaker Amp INRHPOR¸Internal Speakerssimple-audio-card,codecQÊsimple-audio-card,cpuQÒaudio-amplifier,simple-audio-amplifier 5[ÁÓËdefault ×Speaker AmpºÑ interrupt-parent#address-cells#size-cellscompatiblechassis-typemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3mmc0mmc1mmc2mmc3device_typeregclocks#cooling-cellsenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandlecache-levelcache-unifiedportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityrangesno-maparm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerdma-noncoherent#msi-cellspmuio1-supplypmuio2-supplyvccio1-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesassigned-clock-parentsrockchip,grf#sound-dai-cellswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-initial-moderegulator-nameregulator-off-in-suspendregulator-suspend-microvoltregulator-on-in-suspendmonitored-batteryrockchip,resistor-sense-micro-ohmsrockchip,sleep-enter-current-microamprockchip,sleep-filter-current-microampfcs,suspend-voltage-selectorvin-supplydmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsreset-namesrockchip,disable-mmu-resetfifo-depthmax-frequencybus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqno-mmcno-sdnon-removablesd-uhs-sdr50vmmc-supplyvqmmc-supplysnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpointbacklightIOVCC-supplyreset-gpiosrotationddc-i2c-busrockchip,pmubus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanescd-gpiosdisable-wpsd-uhs-sdr104mmc-hs200-1_8vdma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsirq-gpiostouchscreen-inverted-ytouchscreen-size-xtouchscreen-size-yuart-has-rtsctsdevice-wake-gpiosenable-gpioshost-wake-gpiospolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfgpio-controllergpio-ranges#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enableoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltautorepeatcolordefault-statefunctionmax-brightnesspwmspost-power-on-delay-msgpioenable-active-highpwm-namespower-supplycharge-full-design-microamp-hourscharge-term-current-microampconstant-charge-current-max-microampconstant-charge-voltage-max-microvoltfactory-internal-resistance-micro-ohmsvoltage-max-design-microvoltvoltage-min-design-microvoltocv-capacity-celsiusocv-capacity-table-0simple-audio-card,aux-devssimple-audio-card,hp-det-gpiossimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,pin-switchessound-name-prefix