Ð þí}68uä(Ru¬radxa,rock-2arockchip,rk3528 +7Radxa ROCK 2Aaliases=/pinctrl/gpio@ff610000C/pinctrl/gpio@ffaf0000I/pinctrl/gpio@ffb00000O/pinctrl/gpio@ffb10000U/pinctrl/gpio@ffb20000[/soc/i2c@ffa58000`/soc/mmc@ffbf0000e/soc/mmc@ffc30000j/soc/serial@ff9f0000r/soc/ethernet@ffbe0000cpus+cpu-mapcluster0core0|core1|core2|core3|cpu@0arm,cortex-a53€„cpu�psciž¥¹Äcpu@1arm,cortex-a53€„cpu�psciž¥¹Äcpu@2arm,cortex-a53€„cpu�psciž¥¹Äcpu@3arm,cortex-a53€„cpu�psciž¥¹Äfirmwarescmi arm,scmi-smcÌ‚× +protocol@14€ÝÄopp-table-cpuoperating-points-v2êÄopp-1200000000õG†Œ ü Yø YøÈà œ@opp-1416000000õTfr üHHÈà œ@opp-1608000000õ_Ø" üà˜à˜Èà œ@opp-1800000000õkIÒ üÔ¼Ô¼Èà œ@opp-2016000000õx)¸ üÈàÈàÈà œ@opp-table-gpuoperating-points-v2Ä/opp-300000000õᣠü Yø YøB@opp-500000000õÍe ü Yø YøB@opp-600000000õ#ÃF ü Yø YøB@opp-700000000õ)¹' ü »  » B@opp-800000000õ/¯ ü~ð~ðB@pinctrlrockchip,rk3528-pinctrl' +4Ä gpio@ff610000rockchip,gpio-bank€ÿaž r s ;GFVb nƒÄegpio@ffaf0000rockchip,gpio-bank€ÿ¯ž ‘ ’ ;IFVb nƒ” Äagpio@ffb00000rockchip,gpio-bank€ÿ°ž $ % ;KFVb @ nƒ” gpio@ffb10000rockchip,gpio-bank€ÿ±ž › œ ;LFVb ` nƒ” Äbgpio@ffb20000rockchip,gpio-bank€ÿ²ž ä å ;NFVb € nƒ” ÄMpcfg-pull-up¢Äpcfg-pull-down¯Äpcfg-pull-none¾Äpcfg-pull-none-drv-level-0¾ËÄpcfg-pull-none-drv-level-2¾ËÄpcfg-pull-up-drv-level-2¢ËÄpcfg-pull-none-smt¾ÚÄarmclkemmcemmc-bus8€ïÄNemmc-clkïÄOemmc-cmdïÄPemmc-strbïÄQethfephyfephym0-led-linkïÄ@fephym0-led-spdïÄAfspigpuhdmihsmi2c0i2c1i2c1m0-xfer ïÄ3i2c2i2c2m1-xfer ïÄ5i2c3i2c4i2c4-xfer ïÄ6i2c5i2c6i2c7i2c7-xfer ïÄ7i2s0i2s1jtagpciepdmpmupwm0pwm1pwm1m0-pinsïÄ8pwm2pwm2m0-pinsïÄ9pwm3pwm4pwm5pwm6pwm7pwrrefrgmiirgmii-miim ïÄGrgmii-rx-bus20ïÄIrgmii-tx-bus20ïÄHrgmii-rgmii-clk ïÄJrgmii-rgmii-bus@ï ÄKscrsdio0sdio0-bus4@ïÄRsdio0-clkïÄSsdio0-cmdïÄTsdio1sdio1-bus4@ï ÄUsdio1-clkïÄVsdio1-cmdïÄWsdmmcsdmmc-bus4@ïÄXsdmmc-clkïÄYsdmmc-cmdïÄZsdmmc-detïÄ[sdmmc-vol-ctrl-hïÄgspdifspi0spi1tsi0tsi1uart0uart0m0-xfer ïÄ2uart1uart2uart3uart4uart5uart6uart7bluetoothbt-wake-host-hïhost-wake-bt-hïledsstate-led-bïÄ_sys-led-gïÄ`usbusb-host-enïÄfusb-otg-enïÄkwifiusb-wifi-pwrïÄdwifi-reg-on-hïÄjwifi-wake-host-hïethernetgmac1-rstn-lïÄLpsciarm,psci-1.0arm,psci-0.2—smcreserved-memory+4shmem@10f000arm,scmi-shmem€ðýÄ timerarm,armv8-timer0;   clock-xin24m fixed-clockn6xin24mÝÄclock-gmac50m fixed-clockúð€gmac0ÝÄsoc simple-bus4üüD+pcie@fe000000*rockchip,rk3528-pcierockchip,rk3568-pcie0€þ@þOü'dbiapbconfig1ÿ(ž ° ± ² ® ¯$;aclk_mstaclk_slvaclk_dbipclkaux„pciH;œ�š›™žGsyspmcmsglegacyerrmsiƒW`jx‰˜¢ §pcie-phy” T4üüü ü à@± d b ¸pwrpipe+ Ädisabledlegacy-interrupt-controllern  ;›ƒÄinterrupt-controller@fed01000 arm,gic-400@€þÐþÐ þÐ@ þÐ`  ; nƒÄqos@ff200000rockchip,rk3528-qossyscon€ÿ qos@ff200080rockchip,rk3528-qossyscon€ÿ € qos@ff200100rockchip,rk3528-qossyscon€ÿ  qos@ff200200rockchip,rk3528-qossyscon€ÿ  qos@ff200280rockchip,rk3528-qossyscon€ÿ € qos@ff200300rockchip,rk3528-qossyscon€ÿ  qos@ff200380rockchip,rk3528-qossyscon€ÿ € qos@ff210000rockchip,rk3528-qossyscon€ÿ! qos@ff210080rockchip,rk3528-qossyscon€ÿ!€ qos@ff220000rockchip,rk3528-qossyscon€ÿ" Äqos@ff220080rockchip,rk3528-qossyscon€ÿ"€ Äqos@ff240000rockchip,rk3528-qossyscon€ÿ$ qos@ff250000rockchip,rk3528-qossyscon€ÿ% Äqos@ff260000rockchip,rk3528-qossyscon€ÿ& Äqos@ff270000rockchip,rk3528-qossyscon€ÿ' Äqos@ff270080rockchip,rk3528-qossyscon€ÿ'€ Äqos@ff270100rockchip,rk3528-qossyscon€ÿ' Äqos@ff270200rockchip,rk3528-qossyscon€ÿ' Ä qos@ff270280rockchip,rk3528-qossyscon€ÿ'€ Ä!qos@ff270300rockchip,rk3528-qossyscon€ÿ' Ä"qos@ff270380rockchip,rk3528-qossyscon€ÿ'€ Ä#qos@ff270480rockchip,rk3528-qossyscon€ÿ'€ Ä$qos@ff270500rockchip,rk3528-qossyscon€ÿ' Ä%qos@ff280000rockchip,rk3528-qossyscon€ÿ( Ä&qos@ff280080rockchip,rk3528-qossyscon€ÿ(€ Ä'qos@ff280100rockchip,rk3528-qossyscon€ÿ( Ä(qos@ff280180rockchip,rk3528-qossyscon€ÿ(€ Ä)qos@ff280200rockchip,rk3528-qossyscon€ÿ( Ä*qos@ff280280rockchip,rk3528-qossyscon€ÿ(€ Ä+qos@ff280300rockchip,rk3528-qossyscon€ÿ( Ä,qos@ff280380rockchip,rk3528-qossyscon€ÿ(€ Ä-qos@ff280400rockchip,rk3528-qossyscon€ÿ( Ä.syscon@ff340000rockchip,rk3528-vpu-grfsyscon€ÿ4€ÄBsyscon@ff348000$rockchip,rk3528-pipe-phy-grfsyscon€ÿ4€€Ä]syscon@ff360000rockchip,rk3528-vo-grfsyscon€ÿ6Ä<clock-controller@ff4a0000rockchip,rk3528-cru€ÿJ˜Ë t          z y  LLÛ€FÏq;šÊ;]ÁQ–æ²€Íeúð€õáðÑ€ ëÂá£Cýׄ#ÃFúð€õásY@Íež ;xin24mgmac0ÝðÄ syscon@ff540000rockchip,rk3528-ioc-grfsyscon€ÿTÄ power-management@ff600000&rockchip,rk3528-pmusysconsimple-mfd€ÿ` power-controller!rockchip,rk3528-power-controllerý+Ä power-domain@4€ž Ð Ëýpower-domain@5€ý Ädisabledpower-domain@6€ýpower-domain@7€$ !"#$%ýpower-domain@8€$&'()*+,-.ýgpu@ff700000"rockchip,rk3528-maliarm,mali-450€ÿpË ÐÛ³Ü@ᣞ Ð ;buscoreT;XYV\]Z["Ggpgpmmupppp0ppmmu0pp1ppmmu1¥/” ± wÄokay0spi@ff9c0000(rockchip,rk3528-spirockchip,rk3066-spi€ÿœž â á;spiclkapb_pclk ;ƒ$11)txrx” + Ädisabledspi@ff9d0000(rockchip,rk3528-spirockchip,rk3066-spi€ÿ�ž ž �;spiclkapb_pclk ;„$11)txrx” + Ädisabledserial@ff9f0000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿŸž  k;baudclkapb_pclk ;($1 13@ÄokayJdefaultX2serial@ff9f8000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿŸ€ž  ë;baudclkapb_pclk ;)$1 1 ” 3@ Ädisabledserial@ffa00000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿ ž   ;baudclkapb_pclk ;*$1 1 ” 3@ Ädisabledserial@ffa08000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿ €ž  ì;baudclkapb_pclk ;+$11” 3@ Ädisabledserial@ffa10000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿ¡ž  1;baudclkapb_pclk ;,$11” 3@ Ädisabledserial@ffa18000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿ¡€ž " ¡;baudclkapb_pclk ;-$11” 3@ Ädisabledserial@ffa20000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿ¢ž % ¢;baudclkapb_pclk ;.$11” 3@ Ädisabledserial@ffa28000&rockchip,rk3528-uartsnps,dw-apb-uart€ÿ¢€ž ( £;baudclkapb_pclk ;/$11” 3@ Ädisabledi2c@ffa50000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ¥ž ß Þ ;i2cpclk ;=” + Ädisabledi2c@ffa58000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ¥€ž Ý Ü ;i2cpclk ;>” +ÄokayJdefaultX3eeprom@50belling,bl24c16aatmel,24c16€Pbku4i2c@ffa60000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ¦ž j i ;i2cpclk ;?JdefaultX5+ Ädisabledi2c@ffa68000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ¦€ž ¥ ¤ ;i2cpclk ;@” + Ädisabledi2c@ffa70000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ§ž 3 2 ;i2cpclk ;AJdefaultX6” + Ädisabledi2c@ffa78000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ§€ž § ¦ ;i2cpclk ;B” + Ädisabledi2c@ffa80000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ¨ž © ¨ ;i2cpclk ;C” + Ädisabledi2c@ffa88000(rockchip,rk3528-i2crockchip,rk3399-i2c€ÿ¨€ž 5 4 ;i2cpclk ;DJdefaultX7” + Ädisabledpwm@ffa90000(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©ž o n ;pwmpclk€ Ädisabledpwm@ffa90010(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©ž o n ;pwmpclk€ÄokayJdefaultX8Ähpwm@ffa90020(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ© ž o n ;pwmpclk€ÄokayJdefaultX9Äipwm@ffa90030(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©0ž o n ;pwmpclk€ Ädisabledpwm@ffa98000(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©€ž r q ;pwmpclk€ Ädisabledpwm@ffa98010(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©€ž r q ;pwmpclk€ Ädisabledpwm@ffa98020(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©€ ž r q ;pwmpclk€ Ädisabledpwm@ffa98030(rockchip,rk3528-pwmrockchip,rk3328-pwm€ÿ©€0ž r q ;pwmpclk€ Ädisabledadc@ffae0000rockchip,rk3528-saradc€ÿ®ž à Â;saradcapb_pclk ;Œ” ± o ¸saradc-apb‹Äokay�:Ä^ethernet@ffbd0000&rockchip,rk3528-gmacsnps,dwmac-4.20a€ÿ½0ž      >;stmmacethclk_mac_refmac_clk_rxmac_clk_txpclk_macaclk_mac;qtGmacirqeth_wake_irq©;´rmii” ± ´ ¸stmmaceth'<½=ÍÞ>ñ? Ädisabledmdiosnps,dwmac-mdio+ethernet-phy@2ethernet-phy-ieee802.3-c22€ž " JdefaultX@A± ¸Ä;stmmac-axi-config)9Ä=rx-queues-configIÄ>queue0tx-queues-config_Ä?queue0ethernet@ffbe0000&rockchip,rk3528-gmacsnps,dwmac-4.20a€ÿ¾ ž ­ ¬ « ª(;stmmacethclk_mac_refpclk_macaclk_mac;y|Gmacirqeth_wake_irq” ± a ¸stmmaceth'B½CÍÞDñEÄokayuoutput©F ´rgmii-id‚4JdefaultXGHIJKmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22€JdefaultXL�N �†  ¯MÄFstmmac-axi-config)9ÄCrx-queues-configIÄDqueue0tx-queues-config_ÄEqueue0mmc@ffbf00000rockchip,rk3528-dwcmshcrockchip,rk3588-dwcmshc€ÿ¿Ë � � Œ Û ëÂn6 ëÂ(ž Œ � Ž � �;corebusaxiblocktimer ;ˆ» ëÂJdefaultXNOPQ” (± A B C D E¸corebusaxiblocktimerÄokayÉÓåôú4:mmc@ffc100000rockchip,rk3528-dw-mshcrockchip,rk3288-dw-mshc€ÿÁ@ ž ¹ ¸ — ˜;biuciuciu-driveciu-sample) ;‰» ëÂJdefault XRST” ± g¸reset Ädisabledmmc@ffc200000rockchip,rk3528-dw-mshcrockchip,rk3288-dw-mshc€ÿÂ@ ž » º ™ š;biuciuciu-driveciu-sample) ;Š» ëÂJdefault XUVW” ± h¸reset Ädisabledmmc@ffc300000rockchip,rk3528-dw-mshcrockchip,rk3288-dw-mshc€ÿÃ@ ž ( ' • –;biuciuciu-driveciu-sample) ;…»õáJdefaultXXYZ[” ± ½¸reset4ZÄokayÉÓRcn4\dma-controller@ffd60000arm,pl330arm,primecell€ÿÖ@ž ^ ;apb_pclkl;|‡Ä1phy@ffdc0000rockchip,rk3528-naneng-combphy€ÿÜË {Ûõáž { ³ ´ ;refapbpipe” ± c e¸phyapbž©B»] ÄdisabledÄchosenÑserial0:1500000n8adc-keys adc-keysÝ^ébuttonsúw@dbutton-maskrom"MASKROM(�3leds gpio-ledsJdefaultX_`led-0MSon aheartbeat µa jheartbeatled-1MSonastatus µbregulator-0v9-vddregulator-fixed€vdd_0v9�£µ » Í » åcregulator-1v1-vcc-ddrregulator-fixed€vcc_ddr�£µÈàÍÈàåcregulator-1v8-vccregulator-fixed€vcc_1v8�£µw@Íw@å4Ä:regulator-3v3-vccregulator-fixed€vcc_3v3�£µ2Z Í2Z åcÄ4regulator-3v3-vcc-wifiregulator-fixedð µMJdefaultXd €vcc_wifiµ2Z Í2Z å4regulator-5v0-vcc-sysregulator-fixed €vcc5v0_sys�£µLK@ÍLK@Äcregulator-5v0-vcc-usb20regulator-fixedð µeJdefaultXf €vcc5v0_usb20µLK@ÍLK@åcregulator-vccio-sdregulator-gpio µaJdefaultXg €vccio_sdµw@Í2Z w@2Z åcÄ\regulator-vdd-armpwm-regulator hˆc€vdd_arm�£µ bÍShúÄregulator-vdd-logicpwm-regulator iˆc €vdd_logic�£µ ÁèÍY°úÄ0rfkill rfkill-gpio "rfkill-wlanJdefaultXj8wlan Caregulator-5v0-vcc-usb30-otgregulator-fixedð µaJdefaultXk€vcc5v0_usb30_otgµLK@ÍLK@åc compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c1mmc0mmc1serial0ethernet0cpuregdevice_typeenable-methodclocksoperating-points-v2cpu-supplyphandlearm,smc-idshmem#clock-cellsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendrockchip,grfrangesinterruptsgpio-controller#gpio-cellsgpio-rangesinterrupt-controller#interrupt-cellspower-domainsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsno-mapclock-frequencyclock-output-namesreg-namesbus-rangeclock-namesinterrupt-namesinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speednum-lanesphysphy-namesresetsreset-namesstatusassigned-clocksassigned-clock-rates#reset-cells#power-domain-cellspm_qosmali-supplydmasdma-namesreg-io-widthreg-shiftpinctrl-namespinctrl-0pagesizeread-onlyvcc-supply#pwm-cells#io-channel-cellsvref-supplyphy-handlephy-modesnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsophy-is-integratedsnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useclock_in_outphy-supplyreset-assert-usreset-deassert-usreset-gpiosmax-frequencybus-widthcap-mmc-highspeedmmc-hs200-1_8vno-sdno-sdionon-removablevmmc-supplyvqmmc-supplyfifo-depthrockchip,default-sample-phasecap-sd-highspeeddisable-wpsd-uhs-sdr104#dma-cellsarm,pl330-periph-burst#phy-cellsrockchip,pipe-grfrockchip,pipe-phy-grfstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltcolordefault-statefunctionlinux,default-triggerregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplyenable-active-highstatespwmspwm-supplyregulator-settling-time-up-usradio-typeshutdown-gpios