Ð þíêÚ8ß( ÆÞÜ>radxa,rockpi-n10vamrs,rk3399pro-vmarc-somrockchip,rk3399pro +7Radxa ROCK Pi N10aliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe330000Ý/mmc@fe320000cpus+cpu-mapcluster0core0âcore1âcore2âcore3âcluster1core0âcore1âcpu@0æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@1æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@2æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@3æcpuarm,cortex-a53òöpsciå-dG W€d@vƒ€�@¢€¯ À Ô ßcpu@100æcpuarm,cortex-a72òöpsci -´G WÀd@vƒ€�@¢¯Àßthermal-idleç'óôcpu@101æcpuarm,cortex-a72òöpsci -´G WÀd@vƒ€�@¢¯Àßthermal-idleç'óôl2-cache-cluster0cacheYf@xß l2-cache-cluster1cacheYf@xßidle-statespscicpu-sleeparm,idle-state*;Rxóúc„ß cluster-sleeparm,idle-state*;R�óôcÐß display-subsystemrockchip,display-subsystemtmemory-controllerrockchip,rk3399-dmcz‡¨–dmc_clk ¢disabledpmu_a53arm,cortex-a53-pmu©pmu_a72arm,cortex-a72-pmu©psci arm,psci-1.0ýsmctimerarm,armv8-timer@©   ´xin24m fixed-clockËn6Ûxin24mîߎpcie@f8000000rockchip,rk3399-pcie òøýûaxi-baseapb-baseæpci+" ÅÄG –aclkaclk-perfhclkpm0©123,syslegacyclient<`O]l t,ypcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ƒ‚úúà�ûàûà8Š‚ƒ„…†�€(‘coremgmtmgmt-stickypipepmpclkaclk¢okay � ¦°ºdefaultÈØèinterrupt-controllerøßpcie-ep@f8000000rockchip,rk3399-pcie-ep òýúûapb-basemem-base ÅÄG –aclkaclk-perfhclkpm ¦8Š‚ƒ„…†�€(‘coremgmtmgmt-stickypipepmpclkaclk t,ypcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3 ºdefault° ¢disabledethernet@fe300000rockchip,rk3399-gmacòþ0© ,macirq8ighfjÕfM–stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac9Љ ‘stmmacethGT¢okay_ vinputƒrgmiiºdefault°!Œ ¢'ÃP·(ÀɦÙ" ä#mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcòþ1@©@ôðÑ€ îMœ�–biuciuciu-driveciu-sample9Šy‘reset¢okay (5K$Vºdefault °%&'dmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcòþ2@©AôðÑ€ÉÍr ë ÎLš›–biuciuciu-driveciu-sample9Šz‘reset¢okay ‡™¤(ºdefault°)*+, ±mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1òþ3© ºÉNr ëÂNð–clk_xinclk_ahbÛemmc_cardclockît- yphy_arasan9Тokay áðVß’usb@fe380000 generic-ehciòþ8©ÈÉ.t/yusb¢okayusb@fe3a0000 generic-ohciòþ:©ÈÉ.t/yusb¢okayusb@fe3c0000 generic-ehciòþ<©ÊË0t1yusb¢okayusb@fe3e0000 generic-ohciòþ>© ÊË0t1yusb¢okaydebug@fe430000&arm,coresight-cpu-debugarm,primecellòþCM –apb_pclkâdebug@fe432000&arm,coresight-cpu-debugarm,primecellòþC M –apb_pclkâdebug@fe434000&arm,coresight-cpu-debugarm,primecellòþC@M –apb_pclkâdebug@fe436000&arm,coresight-cpu-debugarm,primecellòþC`M –apb_pclkâdebug@fe610000&arm,coresight-cpu-debugarm,primecellòþaL –apb_pclkâdebug@fe710000&arm,coresight-cpu-debugarm,primecellòþqL –apb_pclkâusb@fe800000rockchip,rk3399-dwc3+ƒ0�ƒöøôùG–ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkŠ% ‘usb3-otg¢okayusb@fe800000 snps,dwc3òþ€©i�öƒ–refbus_earlysuspend otgt23yusb2-phyusb3-phy utmi_wide3TmŽ9¢okayusb@fe900000rockchip,rk3399-dwc3+ƒ0‚„÷øôùG–ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkŠ& ‘usb3-otg ¢disabledusb@fe900000 snps,dwc3òþ�©n‚÷„–refbus_earlysuspend otgt45yusb2-phyusb3-phy utmi_wide3TmŽ9 ¢disableddp@fec00000rockchip,rk3399-cdn-dpòþÀ© Ér¡rõá ë ru¡o–core-clkpclkspdifgrft679 ŠHJý‘spdifdptxapbcoreG° ¢disabledportsport+endpoint@0òÁ8ߢendpoint@1òÁ9ßœinterrupt-controller@fee00000 arm,gic-v3+ƒøPòþàþð ÿðÿñÿò© ßmsi-controller@fee20000arm,gic-v3-itsÑàòþâßppi-partitionsinterrupt-partition-0ëßinterrupt-partition-1ëßsaradc@ff100000rockchip,rk3399-saradcòÿ©>ôPe–saradcapb_pclkŠÔ ‘saradc-apb ¢disabledcrypto@ff8b0000rockchip,rk3399-cryptoòÿ‹@©ÐÒ…–hclk_masterhclk_slavesclkе®¯‘masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-cryptoòÿ‹€@©‡ÑÓ†–hclk_masterhclk_slavesclkŠº¸¹‘masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2còÿÉAr ëÂAU –i2cpclk©;ºdefault°:+¢okayŒi2c@ff120000rockchip,rk3399-i2còÿÉBr ëÂBV –i2cpclk©#ºdefault°;+¢okayË€rtc@51haoyu,hym8563òQîÛhym8563ºdefault°< =©ߺi2c@ff130000rockchip,rk3399-i2còÿÉCr ëÂCW –i2cpclk©"ºdefault°>+¢okayÂß©i2c@ff140000rockchip,rk3399-i2còÿÉDr ëÂDX –i2cpclk©&ºdefault°?+ ¢disabledi2c@ff150000rockchip,rk3399-i2còÿÉEr ëÂEY –i2cpclk©%ºdefault°@+ ¢disabledi2c@ff160000rockchip,rk3399-i2còÿÉFr ëÂFZ –i2cpclk©$ºdefault°A+ ¢disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartòÿQ`–baudclkapb_pclk©c5?ºdefault°BC¢okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartòÿRa–baudclkapb_pclk©b5?ºdefault°D ¢disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartòÿSb–baudclkapb_pclk©d5?ºdefault°E¢okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartòÿTc–baudclkapb_pclk©e5?ºdefault°F ¢disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiòÿG[–spiclkapb_pclk©DLG G Qtxrxºdefault°HIJK+ ¢disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiòÿH\–spiclkapb_pclk©5LG G Qtxrxºdefault°LMNO+ ¢disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiòÿI]–spiclkapb_pclk©4LGGQtxrxºdefault°PQRS+ ¢disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiòÿJ^–spiclkapb_pclk©CLGGQtxrxºdefault°TUVW+ ¢disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spiòÿ K_–spiclkapb_pclk©„LXX Qtxrxºdefault°YZ[\9+ ¢disabledthermal-zonescpu-thermal[dqè]tripscpu_alert0�p›Ðípassiveß^cpu_alert1�$ø›Ðípassiveß_cpu_crit�s›Ð ícriticalcooling-mapsmap0¦^«ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1¦_H«ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermal[dqè]tripsgpu_alert0�$ø›Ðípassiveß`gpu_crit�s›Ð ícriticalcooling-mapsmap0¦` «aÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadcòÿ&©aÉOr q°Od–tsadcapb_pclkŠè ‘tsadc-apbGºsºinitdefaultsleep°bÑcÛbå¢okayûß]qos@ffa58000rockchip,rk3399-qossysconòÿ¥€ ßkqos@ffa5c000rockchip,rk3399-qossysconòÿ¥À ßlqos@ffa60080rockchip,rk3399-qossysconòÿ¦€ qos@ffa60100rockchip,rk3399-qossysconòÿ¦ qos@ffa60180rockchip,rk3399-qossysconòÿ¦€ qos@ffa70000rockchip,rk3399-qossysconòÿ§ ßoqos@ffa70080rockchip,rk3399-qossysconòÿ§€ ßpqos@ffa74000rockchip,rk3399-qossysconòÿ§@ ßmqos@ffa76000rockchip,rk3399-qossysconòÿ§` ßnqos@ffa90000rockchip,rk3399-qossysconòÿ© ßqqos@ffa98000rockchip,rk3399-qossysconòÿ©€ ßdqos@ffaa0000rockchip,rk3399-qossysconòÿª ßrqos@ffaa0080rockchip,rk3399-qossysconòÿª€ ßsqos@ffaa8000rockchip,rk3399-qossysconòÿª€ ßtqos@ffaa8080rockchip,rk3399-qossysconòÿª€€ ßuqos@ffab0000rockchip,rk3399-qossysconòÿ« ßeqos@ffab0080rockchip,rk3399-qossysconòÿ«€ ßfqos@ffab8000rockchip,rk3399-qossysconòÿ«€ ßgqos@ffac0000rockchip,rk3399-qossysconòÿ¬ ßhqos@ffac0080rockchip,rk3399-qossysconòÿ¬€ ßiqos@ffac8000rockchip,rk3399-qossysconòÿ¬€ ßvqos@ffac8080rockchip,rk3399-qossysconòÿ¬€€ ßwqos@ffad0000rockchip,rk3399-qossysconòÿ­ ßxqos@ffad8080rockchip,rk3399-qossysconòÿ­€€ qos@ffae0000rockchip,rk3399-qossysconòÿ® ßjpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfdòÿ1power-controller!rockchip,rk3399-power-controller-+ßpower-domain@34ò"áÝAd-power-domain@33ò!ÜåAef-power-domain@31òëêAg-power-domain@32ò  í쟞Ahi-power-domain@35ò#ÐAj-power-domain@25òl-power-domain@23òðAk-power-domain@22òÕfAl-power-domain@27òÎLAm-power-domain@28òîAn-power-domain@8ò~}-power-domain@9ò €-power-domain@24òôAop-power-domain@15ò-+power-domain@21òÞçrAq-power-domain@19òåßArs-power-domain@20òæàAtu-power-domain@16ò-+power-domain@17òÙÙAvw-power-domain@18òÛÛAx-syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfdòÿ2ßio-domains&rockchip,rk3399-pmu-io-voltage-domain¢okayHyspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spiòÿ5zz–spiclkapb_pclk©<ºdefault°{|}~+ ¢disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uartòÿ7zz"–baudclkapb_pclk©f5?ºdefault° ¢disabledi2c@ff3c0000rockchip,rk3399-i2còÿ<Éz r ëÂz z –i2cpclk©9ºdefault°€+¢okayË€´pmic@20rockchip,rk809ò  �©îÛrk808-clkout1rk808-clkout2ºdefault°‚Wo}ƒ‰ƒ•ƒ¡ƒ­„¹„ŃÑ…݃regulatorsDCDC_REG1évdd_logø   q° 6™p Nregulator-state-mem e ~ » DCDC_REG2 évdd_cpu_lø   q° 6™p šq Nß regulator-state-mem eDCDC_REG3évcc_ddrø  Nregulator-state-mem ¯DCDC_REG4 évcc3v3_sysø  2Z  62Z  Nß…regulator-state-mem ¯ ~2Z DCDC_REG5 évcc_buck5ø  !‘À 6!‘Àß„regulator-state-mem ¯ ~!‘ÀLDO_REG1 évcca_0v9ø   »  6 » ßregulator-state-mem ¯ ~ » LDO_REG2évcc_1v8ø  w@ 6w@ßyregulator-state-mem ¯ ~w@LDO_REG3évcc_0v9ø   »  6 » regulator-state-mem ¯ ~ » LDO_REG4 évcca_1v8ø  :� 6:�ßregulator-state-mem ¯ ~:�LDO_REG5 évdd1v5_dvpø  ã` 6ã`regulator-state-mem eLDO_REG6évcc_1v5ø  ã` 6ã`regulator-state-mem eLDO_REG7 évccio_3v0ø  -ÆÀ 6-ÆÀß�regulator-state-mem eLDO_REG8 évccio_sdø  w@ 62Z ß(regulator-state-mem eLDO_REG9évcc_sdø  2Z  62Z regulator-state-mem eSWITCH_REG1 évcc5v0_usb2 LK@ 6LK@regulator-state-mem ¯ ~LK@SWITCH_REG2 évccio_3v3ø  2Z  62Z ß"regulator-state-mem ei2c@ff3d0000rockchip,rk3399-i2còÿ=Éz r ëÂz z –i2cpclk©8ºdefault°†+ ¢disabledi2c@ff3e0000rockchip,rk3399-i2còÿ>Éz r ëÂz z –i2cpclk©:ºdefault°‡+ ¢disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB Ǻdefault°ˆz¢okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB Ǻdefault°‰z ¢disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB  Ǻdefault°Šz¢okaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmòÿB0 Ǻdefault°‹z ¢disableddfi@ff630000òÿc@rockchip,rk3399-dfiz©ƒy –pclk_ddr_monßvideo-codec@ff650000rockchip,rk3399-vpuòÿe ©rq ,vepuvdpuëê –aclkhclk ÒŒ9iommu@ff650800rockchip,iommuòÿe@©sëê –aclkiface Ù9ߌvideo-codec@ff660000rockchip,rk3399-vdecòÿf€©t í쟞–axiahbcabaccore Ò�9 iommu@ff660480rockchip,iommu òÿf€@ÿfÀ@©uíì –aclkiface9  Ùß�iommu@ff670800rockchip,iommuòÿg@©*áÝ –aclkiface Ù ¢disabledrga@ff680000rockchip,rk3399-rgaòÿh©7Üåm–aclkhclksclkŠjgi ‘coreaxiahb9!efuse@ff690000rockchip,rk3399-efuseòÿi€+} –pclk_efusecpu-id@7òcpu-leakage@17ògpu-leakage@18òcenter-leakage@19òcpu-leakage@1aòlogic-leakage@1bòwafer-info@1còdma-controller@ff6d0000arm,pl330arm,primecellòÿm@ © æ ñÓ –apb_pclkßXdma-controller@ff6e0000arm,pl330arm,primecellòÿn@ © æ ñÔ –apb_pclkßGclock-controller@ff750000rockchip,rk3399-pmucruòÿuŽ–xin24mGî Ézr(Jñßzclock-controller@ff760000rockchip,rk3399-cruòÿvŽ–xin24mGî ˆÉÀÀ@ÂÁBÉÂCãÞxíDr#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄßsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdòÿw+ßio-domains"rockchip,rk3399-io-voltage-domain¢okay  "� 2(mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o–dphy-refdphy-cfggrf9 ? ¢disabledߤusb2phy@e450rockchip,rk3399-usb2phyòäP{–phyclkîÛclk_usbphy0_480m¢okayß.host-port ?© ,linestate¢okayÙ�ß/otg-port ?0©ghj,otg-bvalidotg-idlinestate¢okayÙ‘ß2usb2phy@e460rockchip,rk3399-usb2phyòä`|–phyclkîÛclk_usbphy1_480m¢okayß0host-port ?© ,linestate¢okayÙ�ß1otg-port ?0©lmo,otg-bvalidotg-idlinestate ¢disabledß4phy@f780rockchip,rk3399-emmc-phyò÷€$’–emmcclk J2 ?¢okayß-pcie-phyrockchip,rk3399-pcie-phyŠ–refclk ?Ї‘phy¢okayßphy@ff7c0000rockchip,rk3399-typec-phyòÿ|~}–tcpdcoretcpdphy-refÉ~rúð€9Š•”L‘uphyuphy-pipeuphy-tcphyG¢okaydp-port ?ß6usb3-port ?ß3phy@ff800000rockchip,rk3399-typec-phyòÿ€€–tcpdcoretcpdphy-refÉ€rúð€9 Š�œM‘uphyuphy-pipeuphy-tcphyG ¢disableddp-port ?ß7usb3-port ?ß5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdtòÿ„€|©xrktimer@ff850000rockchip,rk3399-timeròÿ…©QhZ –pclktimerspdif@ff870000rockchip,rk3399-spdifòÿ‡©BLXQtx –mclkhclkU׺default°“9° ¢disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿˆG©'LXXQtxrx–i2s_clki2s_hclkVÔºbclk_onbclk_off°”Ñ•9° ¢disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿ‰©(LXXQtxrx–i2s_clki2s_hclkWÕºdefault°–9° ¢disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2sòÿŠ©)LXXQtxrx–i2s_clki2s_hclkXÖ9° ¢disabledß§vop@ff8f0000rockchip,rk3399-vop-lit òÿ� ÿ� ©wÉÛÛrׄõáÛµÛ–aclk_vopdclk_vophclk_vop Ò—9Š ‘axiahbdclk¢okayport+ßendpoint@0òÁ˜ß®endpoint@1òÁ™ß³endpoint@2òÁš߬endpoint@3òÁ›ß°endpoint@4òÁœß9iommu@ff8f3f00rockchip,iommuòÿ�?©wÛÛ –aclkiface9 Ù¢okayß—vop@ff900000rockchip,rk3399-vop-big òÿ� ÿ� ©vÉÙÙrׄõáٴٖaclk_vopdclk_vophclk_vop Ò�9Š ‘axiahbdclk¢okayport+ßendpoint@0òÁžß²endpoint@1òÁŸß­endpoint@2òÁ ß«endpoint@3òÁ¡߯endpoint@4òÁ¢ß8iommu@ff903f00rockchip,iommuòÿ�?©vÙÙ –aclkiface9 Ù¢okayß�isp0@ff910000rockchip,rk3399-cif-ispòÿ‘@©+néã–ispaclkhclk Ò£t¤ydphy9 ¢disabledports+port@0ò+iommu@ff914000rockchip,iommu òÿ‘@ÿ‘P©+éã –aclkiface Ù9 ^ߣisp1@ff920000rockchip,rk3399-cif-ispòÿ’@©,oêä–ispaclkhclk Ò¥t¦ydphy9 ¢disabledports+port@0ò+iommu@ff924000rockchip,iommu òÿ’@ÿ’P©,êä –aclkiface Ù9 ^ߥhdmi-soundsimple-audio-card yi2s ’ ¬hdmi-sound ¢disabledsimple-audio-card,cpu çsimple-audio-card,codec èhdmi@ff940000rockchip,rk3399-dw-hdmiòÿ”?©(tqpo–iahbisfrcecgrfref9G°¢okay Í©ºdefault°ªߨports+port@0ò+endpoint@0òÁ«ß endpoint@1òÁ¬ßšport@1òdsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiòÿ–€©- ¢p£o–refpclkphy_cfggrf9Šû‘apbG ¢disabledports+port@0ò+endpoint@0òÁ­ߟendpoint@1òÁ®ߘport@1òdsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiòÿ–€€©. ¢q¤o–refpclkphy_cfggrf9Šü‘apbG ? ¢disabledߦports+port@0ò+endpoint@0òÁ¯ß¡endpoint@1òÁ°ß›port@1òdp@ff970000rockchip,rk3399-edpòÿ—€© jlo –dppclkgrfºdefault°±9Š‘dpG ¢disabledports+port@0ò+endpoint@0òÁ²ßžendpoint@1òÁ³ß™port@1ògpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860òÿš0© ,jobmmugpuÐ- P9# ¢disabledÀ´ßapinctrlrockchip,rk3399-pinctrlGz+ƒgpio@ff720000rockchip,gpio-bankòÿrz© Ù éøßgpio@ff730000rockchip,gpio-bankòÿsz© Ù éøß�gpio@ff780000rockchip,gpio-bankòÿxP© Ù éøß¼gpio@ff788000rockchip,gpio-bankòÿx€Q© Ù éøß#gpio@ff790000rockchip,gpio-bankòÿyR© Ù éøß=pcfg-pull-up õ߸pcfg-pull-down ß¹pcfg-pull-none ßµpcfg-pull-none-12ma   ß·pcfg-pull-none-13ma   ß¶pcfg-pull-none-18ma  pcfg-pull-none-20ma  pcfg-pull-up-2ma õ pcfg-pull-up-8ma õ pcfg-pull-up-18ma õ pcfg-pull-up-20ma õ pcfg-pull-down-4ma  pcfg-pull-down-8ma  pcfg-pull-down-12ma   pcfg-pull-down-18ma  pcfg-pull-down-20ma  pcfg-output-high -pcfg-output-low 9pcfg-input-enable Dpcfg-input-pull-up D õpcfg-input-pull-down D clockclk-32k Qµcifcif-clkin Q µcif-clkouta Q µedpedp-hpd Qµß±gmacrgmii-pinsð Q¶µ µ ¶ µ µµµµ¶¶µµ¶¶ß!rmii-pins  Q µ ¶ µ µ µµµµ¶¶i2c0i2c0-xfer Qµµ߀i2c1i2c1-xfer Qµµß:i2c2i2c2-xfer Q··ß;i2c3i2c3-xfer Qµµß>i2c4i2c4-xfer Q µ µ߆i2c5i2c5-xfer Q µ µß?i2c6i2c6-xfer Q µ µß@i2c7i2c7-xfer QµµßAi2c8i2c8-xfer Qµµ߇i2s0i2s0-2ch-bus` Qµµµµµµi2s0-2ch-bus-bclk-off` Qµµµµµµi2s0-8ch-bus� Qµµµµµµµµµß”i2s0-8ch-bus-bclk-off� Qµµµµµµµµµß•i2s1i2s1-2ch-busP Qµµµµµß–i2s1-2ch-bus-bclk-offP Qµµµµµsdio0sdio0-bus1 Q¸sdio0-bus4@ Q¸¸¸¸ß%sdio0-cmd Q¸ß&sdio0-clk Qµß'sdio0-cd Q¸sdio0-pwr Q¸sdio0-bkpwr Q¸sdio0-wp Q¸sdio0-int Q¸sdmmcsdmmc-bus1 Q¸sdmmc-bus4@ Q¸ ¸ ¸ ¸ß,sdmmc-clk Q µß)sdmmc-cmd Q ¸ß*sdmmc-cd Q¸ß+sdmmc-wp Q¸suspendap-pwroff Qµddrio-pwroff Qµspdifspdif-bus Qµß“spdif-bus-1 Qµspi0spi0-clk Q¸ßHspi0-cs0 Q¸ßKspi0-cs1 Q¸spi0-tx Q¸ßIspi0-rx Q¸ßJspi1spi1-clk Q ¸ßLspi1-cs0 Q ¸ßOspi1-rx Q¸ßNspi1-tx Q¸ßMspi2spi2-clk Q ¸ßPspi2-cs0 Q ¸ßSspi2-rx Q ¸ßRspi2-tx Q ¸ßQspi3spi3-clk Q¸ß{spi3-cs0 Q¸ß~spi3-rx Q¸ß}spi3-tx Q¸ß|spi4spi4-clk Q¸ßTspi4-cs0 Q¸ßWspi4-rx Q¸ßVspi4-tx Q¸ßUspi5spi5-clk Q¸ßYspi5-cs0 Q¸ß\spi5-rx Q¸ß[spi5-tx Q¸ßZtestclktest-clkout0 Qµtest-clkout1 Qµtest-clkout2 Qµtsadcotp-pin Qµßbotp-out Qµßcuart0uart0-xfer Q¸µßBuart0-cts QµßCuart0-rts Qµuart1uart1-xfer Q ¸ µßDuart2auart2a-xfer Q¸ µuart2buart2b-xfer Q¸µuart2cuart2c-xfer Q¸µßEuart3uart3-xfer Q¸µßFuart3-cts Qµuart3-rts Qµuart4uart4-xfer Q¸µßuarthdcpuarthdcp-xfer Q¸µpwm0pwm0-pin Qµ߈pwm0-pin-pull-down Q¹vop0-pwm-pin Qµvop1-pwm-pin Qµpwm1pwm1-pin Qµ߉pwm1-pin-pull-down Q¹pwm2pwm2-pin Qµߊpwm2-pin-pull-down Q¹pwm3apwm3a-pin Qµß‹pwm3bpwm3b-pin Qµhdmihdmi-i2c-xfer Qµµhdmi-cec Qµߪpciepci-clkreqn-cpm Qµpci-clkreqnb-cpm Qµßpcie-pwr Q¸ßÀhym8563hym8563-int Q¸ß<pmicpmic-int-l Q¸ß‚sdio-pwrseqwifi-enable-h Qµß»vbus_hostusb1-en-oc Q¸ß¾vbus_typecusb0-en-oc Q¸ß¿opp-table-0operating-points-v2 _ß opp00 jQ– q –¨ –¨Ð œ@opp01 j#ÃF q –¨ –¨Ðopp02 j0£, q øP øPÐopp03 j<Ü qHHÐopp04 jG†Œ qB@B@Ðopp05 jTfr q*ˆ*ˆÐopp-table-1operating-points-v2 _ßopp00 jQ– q –¨ –¨Ð œ@opp01 j#ÃF q –¨ –¨Ðopp02 j0£, q –¨ –¨Ðopp03 j<Ü q Yø YøÐopp04 jG†Œ q~ð~ðÐopp05 jTfr q£è£èÐopp06 j_Ø" qÈàÈàÐopp07 jkIÒ qO€O€Ðopp-table-2operating-points-v2ß´opp00 j ë q –¨ –¨Œ0opp01 j³Ü@ q –¨ –¨Œ0opp02 jׄ q –¨ –¨Œ0opp03 jÍe q Yø YøŒ0opp04 j#ÃF qHHŒ0opp05 j/¯ qÈàÈàŒ0external-gmac-clock fixed-clockËsY@ Ûclkin_gmacîß sdio-pwrseqmmc-pwrseq-simpleº –ext_clockºdefault°» �¼ß$regulator-vcc12v-dcinregulator-fixed évcc12v_dcinø  · 6·ß½regulator-vcc5v0-sysregulator-fixed évcc5v0_sysø  LK@ 6LK@ œ½߃regulator-vbus-hostregulator-fixedºdefault°¾ évbus_hostø œƒ § ï=ß�regulator-vbus-typecregulator-fixedºdefault°¿ évbus_typecø œƒ § ï=ß‘regulator-vcc-pcieregulator-fixed § ï=ºdefault°À évcc3v3_pcieø  œƒßchosen ºserial2:1500000n8 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-0pinctrl-namesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiomax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeeddisable-wpvqmmc-supplycd-gpiosarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsi2c-scl-falling-time-nsi2c-scl-rising-time-nsreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplysystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-off-in-suspendregulator-suspend-microvoltregulator-ramp-delayregulator-on-in-suspend#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsreset-gpiosvin-supplyenable-active-highstdout-path