Ð þíû¾8î0( Žíø3rockchip,rk3399-sapphire-excavatorrockchip,rk3399 +7Excavator-RK3399 Boardaliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe320000Ý/mmc@fe330000â/mmc@fe310000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@100ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôl2-cache-cluster0cache^k@}ä l2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@W�øôhÐä display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmcŒ¨›dmc_clk §disabledpmu_a53arm,cortex-a53-pmu®pmu_a72arm,cortex-a72-pmu®psci arm,psci-1.0smctimerarm,armv8-timer@®   ¹xin24m fixed-clockÐn6àxin24móä‘pcie@f8000000rockchip,rk3399-pcie ÷øýaxi-baseapb-baseëpci+ ' ÅÄG ›aclkaclk-perfhclkpm0®1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ˆ‚úúà�ûàûà8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk§okay ¢«µdefaultÃinterrupt-controllerÍ äpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúapb-basemem-base ÅÄG ›aclkaclk-perfhclkpmâ«8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3ð µdefaultà §disabledethernet@fe300000rockchip,rk3399-gmac÷þ0® 1macirq8ighfjÕfM›stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�‰ –stmmaceth)§okay4¦D[inputh srgmiiµdefaultÃ! |"Œ ¢'ÃP·(Àmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@®@Éúð€ îMœ�›biuciuciu-driveciu-sample×�y–reset§okayâìýÐúð€  #+µdefault Ã$%&9mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@®AÉðÑ€4ÍG ë ÎLš››biuciuciu-driveciu-sample×�z–reset§okay\âfìÐðÑ€xµdefaultÃ'()*ƒ+�,mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3® œ4NG ëÂNð›clk_xinclk_ahbàemmc_cardclockóy- ~phy_arasan²§okayâÃÒ+ä•usb@fe380000 generic-ehci÷þ8®ÈÉ.y/~usb§okayusb@fe3a0000 generic-ohci÷þ:®ÈÉ.y/~usb§okayusb@fe3c0000 generic-ehci÷þ<®ÊË0y1~usb§okayusb@fe3e0000 generic-ohci÷þ>® ÊË0y1~usb§okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM ›apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M ›apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M ›apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M ›apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL ›apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL ›apb_pclkçusb@fe800000rockchip,rk3399-dwc3+ˆ0�ƒöøôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% –usb3-otg§okayusb@fe800000 snps,dwc3÷þ€®i�öƒ›refbus_earlysuspendìhosty23~usb2-phyusb3-phy ôutmi_wideý6Op§okayusb@fe900000rockchip,rk3399-dwc3+ˆ0‚„÷øôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& –usb3-otg§okayusb@fe900000 snps,dwc3÷þ�®n‚÷„›refbus_earlysuspendìhosty45~usb2-phyusb3-phy ôutmi_wideý6Op§okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ® 4r¡Gõá ë ru¡o›core-clkpclkspdifgrfy67 �HJý–spdifdptxapbcore’ §disabledportsport+endpoint@0÷£8ä¥endpoint@1÷£9äŸinterrupt-controller@fee00000 arm,gic-v3 +ˆÍP÷þàþð ÿðÿñÿò® ämsi-controller@fee20000arm,gic-v3-its³Â÷þâäppi-partitionsinterrupt-partition-0Íäinterrupt-partition-1Íäsaradc@ff100000rockchip,rk3399-saradc÷ÿ®>ÖPe›saradcapb_pclk�Ô –saradc-apb§okayè:äÅcrypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@®ÐÒ…›hclk_masterhclk_slavesclk�µ®¯–masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@®‡ÑÓ†›hclk_masterhclk_slavesclk�º¸¹–masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿ4AG ëÂAU ›i2cpclk®;µdefaultÃ;+§okayô, rt5651@1arealtek,rt5651÷Y›mclk #< 0= ’äÌi2c@ff120000rockchip,rk3399-i2c÷ÿ4BG ëÂBV ›i2cpclk®#µdefaultÃ>+ §disabledi2c@ff130000rockchip,rk3399-i2c÷ÿ4CG ëÂCW ›i2cpclk®"µdefaultÃ?+§okayô ä¬i2c@ff140000rockchip,rk3399-i2c÷ÿ4DG ëÂDX ›i2cpclk®&µdefaultÃ@+ §disabledi2c@ff150000rockchip,rk3399-i2c÷ÿ4EG ëÂEY ›i2cpclk®%µdefaultÃA+ §disabledi2c@ff160000rockchip,rk3399-i2c÷ÿ4FG ëÂFZ ›i2cpclk®$µdefaultÃB+ §disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`›baudclkapb_pclk®c=GµdefaultÃCD§okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa›baudclkapb_pclk®b=GµdefaultÃE §disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb›baudclkapb_pclk®d=GµdefaultÃF§okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc›baudclkapb_pclk®e=GµdefaultÃG §disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[›spiclkapb_pclk®DTH H YtxrxµdefaultÃIJKL+ §disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\›spiclkapb_pclk®5TH H YtxrxµdefaultÃMNOP+ §disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]›spiclkapb_pclk®4THHYtxrxµdefaultÃQRST+ §disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^›spiclkapb_pclk®CTHHYtxrxµdefaultÃUVWX+ §disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_›spiclkapb_pclk®„TYY YtxrxµdefaultÃZ[\]+ §disabledthermal-zonescpu-thermalcdyè‡^tripscpu_alert0—p£Ðòpassiveä_cpu_alert1—$ø£Ðòpassiveä`cpu_crit—s£Ð òcriticalcpu_hot£'—ÖØòactiveäbcooling-mapsmap0®_³ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1®`H³ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap2 ³aÿÿÿÿÿÿÿÿ®bgpu-thermalcdyè‡^tripsgpu_alert0—$ø£Ðòpassiveäcgpu_crit—s£Ð òcriticalcooling-mapsmap0®c ³dÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&®a4OG q°Od›tsadcapb_pclk�è –tsadc-apbÂsµinitdefaultsleepÃeÙfãeí§okayä^qos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ änqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À äoqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ ärqos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ äsqos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ äpqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` äqqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© ätqos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ ägqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª äuqos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ ävqos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ äwqos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ äxqos@ffab0000rockchip,rk3399-qossyscon÷ÿ« ähqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ äiqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ äjqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ äkqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ älqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ äyqos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ äzqos@ffad0000rockchip,rk3399-qossyscon÷ÿ­ ä{qos@ffad8080rockchip,rk3399-qossyscon÷ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® ämpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controller5+äpower-domain@34÷"áÝIg5power-domain@33÷!ÜåIhi5power-domain@31÷ëêIj5power-domain@32÷  í쟞Ikl5power-domain@35÷#ÐIm5power-domain@25÷l5power-domain@23÷ðIn5power-domain@22÷ÕfIo5power-domain@27÷ÎLIp5power-domain@28÷îIq5power-domain@8÷~}5power-domain@9÷ €5power-domain@24÷ôIrs5power-domain@15÷5+power-domain@21÷ÞçrIt5power-domain@19÷åßIuv5power-domain@20÷æàIwx5power-domain@16÷5+power-domain@17÷ÙÙIyz5power-domain@18÷ÛÛI{5syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain§okayP|spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5}}›spiclkapb_pclk®<µdefaultÃ~€�+ §disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7}}"›baudclkapb_pclk®f=Gµdefault §disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<4} G ëÂ} } ›i2cpclk®9µdefaultÃ+§okayЀô¨ pmic@1brockchip,rk808÷ „®óàxin32krk808-clkout2µdefaultÃ…_w…†‘†�†©†µ†Á†͇Ù†å†ò†ÿ‡ ˆäÍregulatorsDCDC_REG1 vdd_center ( < N q° f™p ~qregulator-state-mem “DCDC_REG2 vdd_cpu_l ( < N q° f™p ~qä regulator-state-mem “DCDC_REG3 vcc_ddr ( <regulator-state-mem ¬DCDC_REG4 vcc_1v8 ( < Nw@ fw@ä¿regulator-state-mem ¬ Äw@LDO_REG1 vcc1v8_dvp ( < Nw@ fw@regulator-state-mem “LDO_REG2 vcc3v0_tp ( < N-ÆÀ f-ÆÀregulator-state-mem “LDO_REG3 vcc1v8_pmu ( < Nw@ fw@äˆregulator-state-mem ¬ Äw@LDO_REG4 vcc_sdio ( < Nw@ f2Z ä,regulator-state-mem ¬ Ä-ÆÀLDO_REG5 vcca3v0_codec ( < N-ÆÀ f-ÆÀregulator-state-mem “LDO_REG6 vcc_1v5 ( < Nã` fã`regulator-state-mem ¬ Äã`LDO_REG7 vcca1v8_codec ( < Nw@ fw@ä’regulator-state-mem “LDO_REG8 vcc_3v0 ( < N-ÆÀ f-ÆÀä|regulator-state-mem ¬ Ä-ÆÀSWITCH_REG1 vcc3v3_s3 ( <ä regulator-state-mem “SWITCH_REG2 vcc3v3_s0 ( <äÉregulator-state-mem “regulator@40silergy,syr827÷@ à vdd_cpu_b N ß4 fã` ~è ( < ý†äregulator-state-mem “regulator@41silergy,syr828÷A à vdd_gpu N ß4 fã` ~è ( < ý†ä¸regulator-state-mem “i2c@ff3d0000rockchip,rk3399-i2c÷ÿ=4} G ëÂ} } ›i2cpclk®8µdefaultÉ+§okayôX accelerometer@68invensense,mpu6500÷h „®i2c@ff3e0000rockchip,rk3399-i2c÷ÿ>4} G ëÂ} } ›i2cpclk®:µdefaultÊ+ §disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB µdefaultË}§okayäÆpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB µdefaultÃŒ} §disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB  µdefaultÃ�}§okayäÄpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0 µdefaultÃŽ} §disableddfi@ff630000÷ÿc@rockchip,rk3399-dfi®ƒy ›pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ®rq 1vepuvdpuëê ›aclkhclk �iommu@ff650800rockchip,iommu÷ÿe@®sëê ›aclkiface ä�video-codec@ff660000rockchip,rk3399-vdec÷ÿf€®t í쟞›axiahbcabaccore � iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@®uíì ›aclkiface  ä�iommu@ff670800rockchip,iommu÷ÿg@®*áÝ ›aclkiface  §disabledrga@ff680000rockchip,rk3399-rga÷ÿh®7Üåm›aclkhclksclk�jgi –coreaxiahb!efuse@ff690000rockchip,rk3399-efuse÷ÿi€+} ›pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ® ' 2Ó ›apb_pclkäYdma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ® ' 2Ô ›apb_pclkäHclock-controller@ff750000rockchip,rk3399-pmucru÷ÿu‘›xin24mó I4}G(Jñä}clock-controller@ff760000rockchip,rk3399-cru÷ÿv‘›xin24mó Iˆ4ÀÀ@ÂÁBÉÂCãÞxíDG#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+äio-domains"rockchip,rk3399-io-voltage-domain§okay V| c’ p, }|mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o›dphy-refdphy-cfggrf � §disabledä§usb2phy@e450rockchip,rk3399-usb2phy÷äP{›phyclkóàclk_usbphy0_480m§okayä.host-port �® 1linestate§okayh“ä/otg-port �0®ghj1otg-bvalidotg-idlinestate§okayä2usb2phy@e460rockchip,rk3399-usb2phy÷ä`|›phyclkóàclk_usbphy1_480m§okayä0host-port �® 1linestate§okayh”ä1otg-port �0®lmo1otg-bvalidotg-idlinestate§okayä4phy@f780rockchip,rk3399-emmc-phy÷÷€$•›emmcclk ˜2 �§okayä-pcie-phyrockchip,rk3399-pcie-phyŠ›refclk ��‡–phy§okayäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}›tcpdcoretcpdphy-ref4~Gúð€�•”L–uphyuphy-pipeuphy-tcphy§okaydp-port �ä6usb3-port �ä3phy@ff800000rockchip,rk3399-typec-phy÷ÿ€€›tcpdcoretcpdphy-ref4€Gúð€ ��œM–uphyuphy-pipeuphy-tcphy§okaydp-port �ä7usb3-port �ä5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|®xrktimer@ff850000rockchip,rk3399-timer÷ÿ…®QhZ ›pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡®BTYYtx ›mclkhclkU×µdefaultÖ’§okayi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆ®'TYYYtxrx›i2s_clki2s_hclkVÔµbclk_onbclk_off×Ù˜’§okay ¬ ÇäËi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰®(TYYYtxrx›i2s_clki2s_hclkWÕµdefaultÙ’ §disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿŠ®)TYYYtxrx›i2s_clki2s_hclkXÖ’§okayäªvop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ� ÿ� ®w4ÛÛGׄõáÛµÛ›aclk_vopdclk_vophclk_vop š� –axiahbdclk§okayport+äendpoint@0÷£›ä°endpoint@1÷£œäµendpoint@2÷£�ä®endpoint@3÷£žä²endpoint@4÷£Ÿä9iommu@ff8f3f00rockchip,iommu÷ÿ�?®wÛÛ ›aclkiface §okayäšvop@ff900000rockchip,rk3399-vop-big ÷ÿ� ÿ� ®v4ÙÙGׄõáÙ´Ù›aclk_vopdclk_vophclk_vop  � –axiahbdclk§okayport+äendpoint@0÷£¡ä´endpoint@1÷£¢ä¯endpoint@2÷££ä­endpoint@3÷£¤ä±endpoint@4÷£¥ä8iommu@ff903f00rockchip,iommu÷ÿ�?®vÙÙ ›aclkiface §okayä isp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@®+néã›ispaclkhclk ¦y§~dphy §disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P®+éã ›aclkiface  áä¦isp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@®,oêä›ispaclkhclk ¨y©~dphy §disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P®,êä ›aclkiface  áä¨hdmi-soundsimple-audio-card üi2s  /hdmi-sound§okaysimple-audio-card,cpu Fªsimple-audio-card,codec F«hdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”G®(tqpo›iahbisfrcecgrfref’§okay P¬ä«ports+port@0÷+endpoint@0÷£­ä£endpoint@1÷£®ä�port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€®- ¢p£o›refpclkphy_cfggrf�û–apb §disabledports+port@0÷+endpoint@0÷£¯ä¢endpoint@1÷£°ä›port@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€®. ¢q¤o›refpclkphy_cfggrf�ü–apb � §disabledä©ports+port@0÷+endpoint@0÷£±ä¤endpoint@1÷£²äžport@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€® jlo ›dppclkgrfµdefaultó�–dp§okayports+port@0÷+endpoint@0÷£´ä¡endpoint@1÷£µäœport@1÷endpoint£¶äÊgpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0® 1jobmmugpuÐ#2 P#§okayÅ· \¸ädpinctrlrockchip,rk3399-pinctrl+ˆgpio@ff720000rockchip,gpio-bank÷ÿr}® h xÍ ä=gpio@ff730000rockchip,gpio-bank÷ÿs}® h xÍ ä„gpio@ff780000rockchip,gpio-bank÷ÿxP® h xÍ ägpio@ff788000rockchip,gpio-bank÷ÿx€Q® h xÍ ä"gpio@ff790000rockchip,gpio-bank÷ÿyR® h xÍ ä<pcfg-pull-up „ä¼pcfg-pull-down ‘ä½pcfg-pull-none  ä¹pcfg-pull-none-12ma   ­ ä»pcfg-pull-none-13ma   ­ äºpcfg-pull-none-18ma   ­pcfg-pull-none-20ma   ­pcfg-pull-up-2ma „ ­pcfg-pull-up-8ma „ ­pcfg-pull-up-18ma „ ­pcfg-pull-up-20ma „ ­pcfg-pull-down-4ma ‘ ­pcfg-pull-down-8ma ‘ ­pcfg-pull-down-12ma ‘ ­ pcfg-pull-down-18ma ‘ ­pcfg-pull-down-20ma ‘ ­pcfg-output-high ¼pcfg-output-low Èpcfg-input-enable Ópcfg-input-pull-up Ó „pcfg-input-pull-down Ó ‘clockclk-32k à¹cifcif-clkin à ¹cif-clkouta à ¹edpedp-hpd à¹ä³gmacrgmii-pinsð ູ ¹ º ¹ ¹¹¹¹ºº¹¹ººä!rmii-pins  à ¹ º ¹ ¹ ¹¹¹¹ººi2c0i2c0-xfer ๹äƒi2c1i2c1-xfer ๹ä;i2c2i2c2-xfer à»»ä>i2c3i2c3-xfer ๹ä?i2c4i2c4-xfer à ¹ ¹ä‰i2c5i2c5-xfer à ¹ ¹ä@i2c6i2c6-xfer à ¹ ¹äAi2c7i2c7-xfer ๹äBi2c8i2c8-xfer ๹äŠi2s0i2s0-2ch-bus` ๹¹¹¹¹i2s0-2ch-bus-bclk-off` ๹¹¹¹¹i2s0-8ch-bus� ๹¹¹¹¹¹¹¹ä—i2s0-8ch-bus-bclk-off� ๹¹¹¹¹¹¹¹ä˜i2s1i2s1-2ch-busP ๹¹¹¹ä™i2s1-2ch-bus-bclk-offP ๹¹¹¹sdio0sdio0-bus1 à¼sdio0-bus4@ ༼¼¼ä$sdio0-cmd à¼ä%sdio0-clk à¹ä&sdio0-cd à¼sdio0-pwr à¼sdio0-bkpwr à¼sdio0-wp à¼sdio0-int à¼sdmmcsdmmc-bus1 à¼sdmmc-bus4@ ༠¼ ¼ ¼ä*sdmmc-clk à ¹ä'sdmmc-cmd à ¼ä(sdmmc-cd à¼ä)sdmmc-wp à¼suspendap-pwroff à¹ddrio-pwroff à¹spdifspdif-bus à¹ä–spdif-bus-1 à¹spi0spi0-clk à¼äIspi0-cs0 à¼äLspi0-cs1 à¼spi0-tx à¼äJspi0-rx à¼äKspi1spi1-clk à ¼äMspi1-cs0 à ¼äPspi1-rx à¼äOspi1-tx à¼äNspi2spi2-clk à ¼äQspi2-cs0 à ¼äTspi2-rx à ¼äSspi2-tx à ¼äRspi3spi3-clk à¼ä~spi3-cs0 à¼ä�spi3-rx à¼ä€spi3-tx à¼äspi4spi4-clk à¼äUspi4-cs0 à¼äXspi4-rx à¼äWspi4-tx à¼äVspi5spi5-clk à¼äZspi5-cs0 à¼ä]spi5-rx à¼ä\spi5-tx à¼ä[testclktest-clkout0 à¹test-clkout1 à¹test-clkout2 à¹tsadcotp-pin à¹äeotp-out à¹äfuart0uart0-xfer ༹äCuart0-cts à¹äDuart0-rts à¹uart1uart1-xfer à ¼ ¹äEuart2auart2a-xfer ༠¹uart2buart2b-xfer ༹uart2cuart2c-xfer ༹äFuart3uart3-xfer ༹äGuart3-cts à¹uart3-rts à¹uart4uart4-xfer ༹ä‚uarthdcpuarthdcp-xfer ༹pwm0pwm0-pin à¹ä‹pwm0-pin-pull-down à½vop0-pwm-pin à¹vop1-pwm-pin à¹pwm1pwm1-pin à¹äŒpwm1-pin-pull-down à½pwm2pwm2-pin à¹ä�pwm2-pin-pull-down à½pwm3apwm3a-pin à¹äŽpwm3bpwm3b-pin à¹hdmihdmi-i2c-xfer ๹hdmi-cec à¹pciepci-clkreqn-cpm à¹äpci-clkreqnb-cpm à¹äbuttonspwr-btn à¼ä¾fanmotor-pwr à¹pmicpmic-int-l à¼ä…vsel1-pin à½vsel2-pin à½sdsdmmc0-pwr-h à¹äÀusb2vcc5v0-host-en à¹äÁvcc5v0-typec0-en à¹äÂsdio-pwrseqwifi-enable-h à ¹äÎlcd-panellcd-panel-reset à¼äÈopp-table-0operating-points-v2 îä opp00 ùQ– –¨ –¨Ð œ@opp01 ù#ÃF –¨ –¨Ðopp02 ù0£, øP øPÐopp03 ù<Ü HHÐopp04 ùG†Œ B@B@Ðopp05 ùTfr *ˆ*ˆÐopp-table-1operating-points-v2 îäopp00 ùQ– –¨ –¨Ð œ@opp01 ù#ÃF –¨ –¨Ðopp02 ù0£, –¨ –¨Ðopp03 ù<Ü Yø YøÐopp04 ùG†Œ ~ð~ðÐopp05 ùTfr £è£èÐopp06 ù_Ø" ÈàÈàÐopp07 ùkIÒ O€O€Ðopp-table-2operating-points-v2ä·opp00 ù ë –¨ –¨Œ0opp01 ù³Ü@ –¨ –¨Œ0opp02 ùׄ –¨ –¨Œ0opp03 ùÍe Yø YøŒ0opp04 ù#ÃF HHŒ0opp05 ù/¯ ÈàÈàŒ0chosen serial2:1500000n8external-gmac-clock fixed-clockÐsY@ àclkin_gmacóäregulator-dc-12vregulator-fixed dc_12v ( < N· f·äÃgpio-fan# gpio-fan + ¸ ¥„§okayäagpio-keys gpio-keys >key-power Id ¥= [GPIO Power at lµdefaultþwregulator-vcc1v8-s3regulator-fixed vcc1v8_s3 ( < Nw@ fw@ ý¿ä:regulator-vcc3v0-sdregulator-fixed } ‡=µdefaultÃÀ ( f-ÆÀ N-ÆÀ vcc3v0_sd ý‡ä+regulator-vcc3v3-sysregulator-fixed vcc3v3_sys ( < N2Z  f2Z  ý†ä‡regulator-vcc5v0-hostregulator-fixed } ‡<µdefaultÃÁ vcc5v0_host ( ý†ä”regulator-vcc5v0-typec0regulator-fixed } ‡µdefaultàvcc5v0_typec0 ý†ä“regulator-vcc-sysregulator-fixed vcc_sys ( < NLK@ fLK@ ýÃä†regulator-vdd-logpwm-regulator �Äa¨ •† vdd_log ( < N 5 f\Àadc-keys adc-keys  Å ¬buttons ½w@ ×dbutton-up [Volume Up as 冠button-down [Volume Down ar å“àbutton-back [Back až å¨button-menu [Menu a‹ å Ðbacklightpwm-backlight ÿ  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ È *„  �Æa¨§okayäÇedp-panellg,lp079qx1-sp0v 7Ç *<µdefaultÃÈ AÉportendpoint£Êä¶rt5651-soundsimple-audio-card /realtek,rt5651-codec üi2s - NMicrophoneMic JackHeadphoneHeadphone JackH hMic JackMICBIAS1IN1PMic JackHeadphone JackHPOLHeadphone JackHPORsimple-audio-card,cpu FËsimple-audio-card,codec FÌsdio-pwrseqmmc-pwrseq-simpleÍ ›ext_clockµdefaultÃÎ ‚= ä# compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-namespinctrl-0interrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratesbroken-cdcap-mmc-highspeeddisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nshp-det-gpiosspk-con-gpioreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplysystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathgpio-fan,speed-mapautorepeatdebounce-intervallabellinux,codelinux,input-typeenable-active-highpwmspwm-supplyio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervalpress-threshold-microvoltbrightness-levelsdefault-brightness-levelenable-gpiosbacklightpower-supplysimple-audio-card,widgetssimple-audio-card,routingreset-gpios