Ð þíÿj8ò( bñÐ'firefly,firefly-rk3399rockchip,rk3399 +7Firefly-RK3399 Boardaliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000ƒ/i2c@ff3e0000ˆ/serial@ff180000�/serial@ff190000˜/serial@ff1a0000 /serial@ff1b0000¨/serial@ff370000°/spi@ff1c0000µ/spi@ff1d0000º/spi@ff1e0000¿/spi@ff350000Ä/spi@ff1f0000É/spi@ff200000Î/ethernet@fe300000Ø/mmc@fe310000Ý/mmc@fe320000â/mmc@fe330000cpus+cpu-mapcluster0core0çcore1çcore2çcore3çcluster1core0çcore1çcpu@0ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@1ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@2ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@3ëcpuarm,cortex-a53÷ûpsci å#2dL \€i@{ˆ€•@§€´ Å Ù äcpu@100ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôcpu@101ëcpuarm,cortex-a72÷ûpsci  #2´L \Ài@{ˆ€•@§´ÅÙäthermal-idle#ì'øôl2-cache-cluster0cache^k@}ä l2-cache-cluster1cache^k@}äidle-states"pscicpu-sleeparm,idle-state/@Wxøúh„ä cluster-sleeparm,idle-state/@W�øôhÐä display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmcŒ¨›dmc_clk §disabledpmu_a53arm,cortex-a53-pmu®pmu_a72arm,cortex-a72-pmu®psci arm,psci-1.0smctimerarm,armv8-timer@®   ¹xin24m fixed-clockÐn6àxin24móä’pcie@f8000000rockchip,rk3399-pcie ÷øýaxi-baseapb-baseëpci+ ' ÅÄG ›aclkaclk-perfhclkpm0®1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ˆ‚úúà�ûàûà8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk§okay ¢«µdefaultÃinterrupt-controllerÍ äpcie-ep@f8000000rockchip,rk3399-pcie-ep ÷ýúapb-basemem-base ÅÄG ›aclkaclk-perfhclkpmâ«8�‚ƒ„…†�€(–coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3ð µdefaultà §disabledethernet@fe300000rockchip,rk3399-gmac÷þ0® 1macirq8ighfjÕfM›stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�‰ –stmmaceth)§okay4¦D[inputh srgmiiµdefaultÃ! |"Œ ¢'ÃP·(Àmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ1@®@ÉðÑ€ îMœ�›biuciuciu-driveciu-sample×�y–reset§okayâìù  #+µdefault Ã$%&9G'T(+wifi@1÷brcm,bcm4329-fmac )® 1host-wake`µdefaultÃ*mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc÷þ2@®AÉðÑ€4Ít ë ÎLš››biuciuciu-driveciu-sample×�z–reset§okayâ‰ù ›)¤µdefault Ã+,-mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1÷þ3® ¯4Nt ëÂNð›clk_xinclk_ahbàemmc_cardclockóy. ~phy_arasanŧokayâÖå+ä—usb@fe380000 generic-ehci÷þ8®ÈÉ/y0~usb§okayusb@fe3a0000 generic-ohci÷þ:®ÈÉ/y0~usb§okayusb@fe3c0000 generic-ehci÷þ<®ÊË1y2~usb§okayusb@fe3e0000 generic-ohci÷þ>® ÊË1y2~usb§okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell÷þCM ›apb_pclkçdebug@fe432000&arm,coresight-cpu-debugarm,primecell÷þC M ›apb_pclkçdebug@fe434000&arm,coresight-cpu-debugarm,primecell÷þC@M ›apb_pclkçdebug@fe436000&arm,coresight-cpu-debugarm,primecell÷þC`M ›apb_pclkçdebug@fe610000&arm,coresight-cpu-debugarm,primecell÷þaL ›apb_pclkçdebug@fe710000&arm,coresight-cpu-debugarm,primecell÷þqL ›apb_pclkçusb@fe800000rockchip,rk3399-dwc3+ˆ0�ƒöøôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% –usb3-otg§okayusb@fe800000 snps,dwc3÷þ€®i�öƒ›refbus_earlysuspendÿotgy34~usb2-phyusb3-phy utmi_wide(Ibƒ§okayusb@fe900000rockchip,rk3399-dwc3+ˆ0‚„÷øôùG›ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& –usb3-otg§okayusb@fe900000 snps,dwc3÷þ�®n‚÷„›refbus_earlysuspendÿhosty56~usb2-phyusb3-phy utmi_wide(Ibƒ§okaydp@fec00000rockchip,rk3399-cdn-dp÷þÀ® 4r¡tõá ë ru¡o›core-clkpclkspdifgrfy78 �HJý–spdifdptxapbcore¥ §disabledportsport+endpoint@0÷¶9ä©endpoint@1÷¶:ä£interrupt-controller@fee00000 arm,gic-v3 +ˆÍP÷þàþð ÿðÿñÿò® ämsi-controller@fee20000arm,gic-v3-itsÆÕ÷þâäppi-partitionsinterrupt-partition-0àäinterrupt-partition-1àäsaradc@ff100000rockchip,rk3399-saradc÷ÿ®>éPe›saradcapb_pclk�Ô –saradc-apb§okayû'crypto@ff8b0000rockchip,rk3399-crypto÷ÿ‹@®ÐÒ…›hclk_masterhclk_slavesclk�µ®¯–masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto÷ÿ‹€@®‡ÑÓ†›hclk_masterhclk_slavesclk�º¸¹–masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c÷ÿ4At ëÂAU ›i2cpclk®;µdefaultÃ;+§okay,rt5640@1crealtek,rt5640÷Y›mclk6¥µdefaultÃ<äÉi2c@ff120000rockchip,rk3399-i2c÷ÿ4Bt ëÂBV ›i2cpclk®#µdefaultÃ=+ §disabledi2c@ff130000rockchip,rk3399-i2c÷ÿ4Ct ëÂCW ›i2cpclk®"µdefaultÃ>+§okayÂä°i2c@ff140000rockchip,rk3399-i2c÷ÿ4Dt ëÂDX ›i2cpclk®&µdefaultÃ?+ §disabledi2c@ff150000rockchip,rk3399-i2c÷ÿ4Et ëÂEY ›i2cpclk®%µdefaultÃ@+ §disabledi2c@ff160000rockchip,rk3399-i2c÷ÿ4Ft ëÂFZ ›i2cpclk®$µdefaultÃA+ §disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿQ`›baudclkapb_pclk®cOYµdefaultÃBC§okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿRa›baudclkapb_pclk®bOYµdefaultÃD §disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿSb›baudclkapb_pclk®dOYµdefaultÃE§okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿTc›baudclkapb_pclk®eOYµdefaultÃF §disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿG[›spiclkapb_pclk®DfG G ktxrxµdefaultÃHIJK+ §disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿH\›spiclkapb_pclk®5fG G ktxrxµdefaultÃLMNO+ §disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿI]›spiclkapb_pclk®4fGGktxrxµdefaultÃPQRS+ §disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿJ^›spiclkapb_pclk®CfGGktxrxµdefaultÃTUVW+ §disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ K_›spiclkapb_pclk®„fXX ktxrxµdefaultÃYZ[\+ §disabledthermal-zonescpu-thermalud‹è™]tripscpu_alert0©pµÐòpassiveä^cpu_alert1©$øµÐòpassiveä_cpu_crit©sµÐ òcriticalcooling-mapsmap0À^Åÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1À_HÅÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalud‹è™]tripsgpu_alert0©$øµÐòpassiveä`gpu_crit©sµÐ òcriticalcooling-mapsmap0À` Åaÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc÷ÿ&®a4Ot q°Od›tsadcapb_pclk�è –tsadc-apbÔsµinitdefaultsleepÃbëcõbÿ§okay,ä]qos@ffa58000rockchip,rk3399-qossyscon÷ÿ¥€ äkqos@ffa5c000rockchip,rk3399-qossyscon÷ÿ¥À älqos@ffa60080rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon÷ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon÷ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon÷ÿ§ äoqos@ffa70080rockchip,rk3399-qossyscon÷ÿ§€ äpqos@ffa74000rockchip,rk3399-qossyscon÷ÿ§@ ämqos@ffa76000rockchip,rk3399-qossyscon÷ÿ§` änqos@ffa90000rockchip,rk3399-qossyscon÷ÿ© äqqos@ffa98000rockchip,rk3399-qossyscon÷ÿ©€ ädqos@ffaa0000rockchip,rk3399-qossyscon÷ÿª ärqos@ffaa0080rockchip,rk3399-qossyscon÷ÿª€ äsqos@ffaa8000rockchip,rk3399-qossyscon÷ÿª€ ätqos@ffaa8080rockchip,rk3399-qossyscon÷ÿª€€ äuqos@ffab0000rockchip,rk3399-qossyscon÷ÿ« äeqos@ffab0080rockchip,rk3399-qossyscon÷ÿ«€ äfqos@ffab8000rockchip,rk3399-qossyscon÷ÿ«€ ägqos@ffac0000rockchip,rk3399-qossyscon÷ÿ¬ ähqos@ffac0080rockchip,rk3399-qossyscon÷ÿ¬€ äiqos@ffac8000rockchip,rk3399-qossyscon÷ÿ¬€ ävqos@ffac8080rockchip,rk3399-qossyscon÷ÿ¬€€ äwqos@ffad0000rockchip,rk3399-qossyscon÷ÿ­ äxqos@ffad8080rockchip,rk3399-qossyscon÷ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon÷ÿ® äjpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd÷ÿ1power-controller!rockchip,rk3399-power-controllerG+äpower-domain@34÷"áÝ[dGpower-domain@33÷!Üå[efGpower-domain@31÷ëê[gGpower-domain@32÷  í쟞[hiGpower-domain@35÷#Ð[jGpower-domain@25÷lGpower-domain@23÷ð[kGpower-domain@22÷Õf[lGpower-domain@27÷ÎL[mGpower-domain@28÷î[nGpower-domain@8÷~}Gpower-domain@9÷ €Gpower-domain@24÷ô[opGpower-domain@15÷G+power-domain@21÷Þçr[qGpower-domain@19÷åß[rsGpower-domain@20÷æà[tuGpower-domain@16÷G+power-domain@17÷ÙÙ[vwGpower-domain@18÷ÛÛ[xGsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd÷ÿ2äio-domains&rockchip,rk3399-pmu-io-voltage-domain§okaybyspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi÷ÿ5zz›spiclkapb_pclk®<µdefaultÃ{|}~+ §disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart÷ÿ7zz"›baudclkapb_pclk®fOYµdefaultà §disabledi2c@ff3c0000rockchip,rk3399-i2c÷ÿ<4z t ëÂz z ›i2cpclk®9µdefaultÀ+§okayЀ¨pmic@1brockchip,rk808÷ �®óàxin32krk808-clkout2µdefaultÂq‰—ƒ£ƒ¯ƒ»ƒǃӃ߄ëƒ÷ƒ ƒ „ …äÊregulatorsDCDC_REG1 +vdd_center : N ` q° x™p �qregulator-state-mem ¥DCDC_REG2 +vdd_cpu_l : N ` q° x™p �qä regulator-state-mem ¥DCDC_REG3 +vcc_ddr : Nregulator-state-mem ¾DCDC_REG4 +vcc_1v8 : N `w@ xw@äÎregulator-state-mem ¾ Öw@LDO_REG1 +vcc1v8_dvp : N `w@ xw@ä“regulator-state-mem ¥LDO_REG2 +vcc2v8_dvp : N `*¹€ x*¹€regulator-state-mem ¥LDO_REG3 +vcc1v8_pmu : N `w@ xw@ä…regulator-state-mem ¾ Öw@LDO_REG4 +vcc_sdio : N `w@ x-ÆÀä(regulator-state-mem ¾ Ö-ÆÀLDO_REG5 +vcca3v0_codec : N `-ÆÀ x-ÆÀregulator-state-mem ¥LDO_REG6 +vcc_1v5 : N `ã` xã`regulator-state-mem ¾ Öã`LDO_REG7 +vcca1v8_codec : N `w@ xw@ä”regulator-state-mem ¥LDO_REG8 +vcc_3v0 : N `-ÆÀ x-ÆÀäyregulator-state-mem ¾ Ö-ÆÀSWITCH_REG1 +vcc3v3_s3 : Nä regulator-state-mem ¥SWITCH_REG2 +vcc3v3_s0 : Nregulator-state-mem ¥regulator@40silergy,syr827÷@ ò +vdd_cpu_b ` ß4 xã` �è : N ƒäregulator-state-mem ¥regulator@41silergy,syr828÷A ò +vdd_gpu ` ß4 xã` �è : N ƒä¼regulator-state-mem ¥i2c@ff3d0000rockchip,rk3399-i2c÷ÿ=4z t ëÂz z ›i2cpclk®8µdefaultÆ+§okayXtypec-portc@22 fcs,fusb302÷" �®µdefaultÇ ˆ§okayconnectorusb-c-connector &host 0USB-C 6B@ Hdual S�ú ]�Œ isinkports+port@0÷endpoint¶‰ä–port@1÷endpoint¶Šä˜accelerometer@68invensense,mpu6500÷h �®i2c@ff3e0000rockchip,rk3399-i2c÷ÿ>4z t ëÂz z ›i2cpclk®:µdefaultË+ §disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB xµdefaultÃŒz§okayäÂpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB xµdefaultÃ�z §disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB  xµdefaultÃŽz§okayäÓpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm÷ÿB0 xµdefaultÃ�z §disableddfi@ff630000÷ÿc@rockchip,rk3399-dfi®ƒy ›pclk_ddr_monävideo-codec@ff650000rockchip,rk3399-vpu÷ÿe ®rq 1vepuvdpuëê ›aclkhclk ƒ�iommu@ff650800rockchip,iommu÷ÿe@®sëê ›aclkiface Šä�video-codec@ff660000rockchip,rk3399-vdec÷ÿf€®t í쟞›axiahbcabaccore ƒ‘ iommu@ff660480rockchip,iommu ÷ÿf€@ÿfÀ@®uíì ›aclkiface  Šä‘iommu@ff670800rockchip,iommu÷ÿg@®*áÝ ›aclkiface Š §disabledrga@ff680000rockchip,rk3399-rga÷ÿh®7Üåm›aclkhclksclk�jgi –coreaxiahb!efuse@ff690000rockchip,rk3399-efuse÷ÿi€+} ›pclk_efusecpu-id@7÷cpu-leakage@17÷gpu-leakage@18÷center-leakage@19÷cpu-leakage@1a÷logic-leakage@1b÷wafer-info@1c÷dma-controller@ff6d0000arm,pl330arm,primecell÷ÿm@ ® — ¢Ó ›apb_pclkäXdma-controller@ff6e0000arm,pl330arm,primecell÷ÿn@ ® — ¢Ô ›apb_pclkäGclock-controller@ff750000rockchip,rk3399-pmucru÷ÿu’›xin24mó ¹4zt(Jñäzclock-controller@ff760000rockchip,rk3399-cru÷ÿv’›xin24mó ¹ˆ4ÀÀ@ÂÁBÉÂCãÞxíDt#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄäsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd÷ÿw+äio-domains"rockchip,rk3399-io-voltage-domain§okay Æ“ Ó” à( íymipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w¥o›dphy-refdphy-cfggrf ý §disabledä«usb2phy@e450rockchip,rk3399-usb2phy÷äP{›phyclkóàclk_usbphy0_480m§okayä/host-port ý® 1linestate§okayh•ä0otg-port ý0®ghj1otg-bvalidotg-idlinestate§okayä3portendpoint¶–ä‰usb2phy@e460rockchip,rk3399-usb2phy÷ä`|›phyclkóàclk_usbphy1_480m§okayä1host-port ý® 1linestate§okayh•ä2otg-port ý0®lmo1otg-bvalidotg-idlinestate§okayä5phy@f780rockchip,rk3399-emmc-phy÷÷€$—›emmcclk 2 ý§okayä.pcie-phyrockchip,rk3399-pcie-phyŠ›refclk ý�‡–phy§okayäphy@ff7c0000rockchip,rk3399-typec-phy÷ÿ|~}›tcpdcoretcpdphy-ref4~túð€�•”L–uphyuphy-pipeuphy-tcphy§okaydp-port ýä7usb3-port ýä4portendpoint¶˜äŠphy@ff800000rockchip,rk3399-typec-phy÷ÿ€€›tcpdcoretcpdphy-ref4€túð€ ��œM–uphyuphy-pipeuphy-tcphy§okaydp-port ýä8usb3-port ýä6watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt÷ÿ„€|®xrktimer@ff850000rockchip,rk3399-timer÷ÿ…®QhZ ›pclktimerspdif@ff870000rockchip,rk3399-spdif÷ÿ‡®BfXktx ›mclkhclkU×µdefaultÙ¥§okayportäÌendpoint¶šäÍi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿˆ®'fXXktxrx›i2s_clki2s_hclkVÔµbclk_onbclk_offÛ뜥§okay  7i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿ‰®(fXXktxrx›i2s_clki2s_hclkWÕµdefaultÃ�¥§okay  7äÈi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s÷ÿŠ®)fXXktxrx›i2s_clki2s_hclkXÖ¥§okayä®vop@ff8f0000rockchip,rk3399-vop-lit ÷ÿ� ÿ� ®w4ÛÛtׄõáÛµÛ›aclk_vopdclk_vophclk_vop ƒž� –axiahbdclk§okayport+äendpoint@0÷¶Ÿäµendpoint@1÷¶ äºendpoint@2÷¶¡ä³endpoint@3÷¶¢ä·endpoint@4÷¶£ä:iommu@ff8f3f00rockchip,iommu÷ÿ�?®wÛÛ ›aclkiface Чokayäžvop@ff900000rockchip,rk3399-vop-big ÷ÿ� ÿ� ®v4ÙÙtׄõáÙ´Ù›aclk_vopdclk_vophclk_vop ƒ¤� –axiahbdclk§okayport+äendpoint@0÷¶¥ä¹endpoint@1÷¶¦ä´endpoint@2÷¶§ä²endpoint@3÷¶¨ä¶endpoint@4÷¶©ä9iommu@ff903f00rockchip,iommu÷ÿ�?®vÙÙ ›aclkiface Чokayä¤isp0@ff910000rockchip,rk3399-cif-isp÷ÿ‘@®+néã›ispaclkhclk ƒªy«~dphy §disabledports+port@0÷+iommu@ff914000rockchip,iommu ÷ÿ‘@ÿ‘P®+éã ›aclkiface Š Qäªisp1@ff920000rockchip,rk3399-cif-isp÷ÿ’@®,oêä›ispaclkhclk ƒ¬y­~dphy §disabledports+port@0÷+iommu@ff924000rockchip,iommu ÷ÿ’@ÿ’P®,êä ›aclkiface Š Qä¬hdmi-soundsimple-audio-card li2s … Ÿhdmi-sound §disabledsimple-audio-card,cpu ¶®simple-audio-card,codec ¶¯hdmi@ff940000rockchip,rk3399-dw-hdmi÷ÿ”Y®(tqpo›iahbisfrcecgrfref¥§okay À°µdefaultñä¯ports+port@0÷+endpoint@0÷¶²ä§endpoint@1÷¶³ä¡port@1÷dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€®- ¢p£o›refpclkphy_cfggrf�û–apb §disabledports+port@0÷+endpoint@0÷¶´ä¦endpoint@1÷¶µäŸport@1÷dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi÷ÿ–€€®. ¢q¤o›refpclkphy_cfggrf�ü–apb ý §disabledä­ports+port@0÷+endpoint@0÷¶¶ä¨endpoint@1÷¶·ä¢port@1÷dp@ff970000rockchip,rk3399-edp÷ÿ—€® jlo ›dppclkgrfµdefaultø�–dp §disabledports+port@0÷+endpoint@0÷¶¹ä¥endpoint@1÷¶ºä port@1÷gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860÷ÿš0® 1jobmmugpuÐ#2 P#§okayÅ» ̼äapinctrlrockchip,rk3399-pinctrl+ˆgpio@ff720000rockchip,gpio-bank÷ÿrz® Ø èÍ ä)gpio@ff730000rockchip,gpio-bank÷ÿsz® Ø èÍ ä�gpio@ff780000rockchip,gpio-bank÷ÿxP® Ø èÍ äÇgpio@ff788000rockchip,gpio-bank÷ÿx€Q® Ø èÍ ä"gpio@ff790000rockchip,gpio-bank÷ÿyR® Ø èÍ äpcfg-pull-up ôäÀpcfg-pull-down äÁpcfg-pull-none ä½pcfg-pull-none-12ma e ä¿pcfg-pull-none-13ma e ä¾pcfg-pull-none-18ma epcfg-pull-none-20ma epcfg-pull-up-2ma ôepcfg-pull-up-8ma ôepcfg-pull-up-18ma ôepcfg-pull-up-20ma ôepcfg-pull-down-4ma epcfg-pull-down-8ma epcfg-pull-down-12ma e pcfg-pull-down-18ma epcfg-pull-down-20ma epcfg-output-high pcfg-output-low )pcfg-input-enable 4pcfg-input-pull-up 4 ôpcfg-input-pull-down 4 clockclk-32k A½cifcif-clkin A ½cif-clkouta A ½edpedp-hpd A½ä¸gmacrgmii-pinsð A¾½ ½ ¾ ½ ½½½½¾¾½½¾¾ä!rmii-pins  A ½ ¾ ½ ½ ½½½½¾¾i2c0i2c0-xfer A½½ä€i2c1i2c1-xfer A½½ä;i2c2i2c2-xfer A¿¿ä=i2c3i2c3-xfer A½½ä>i2c4i2c4-xfer A ½ ½ä†i2c5i2c5-xfer A ½ ½ä?i2c6i2c6-xfer A ½ ½ä@i2c7i2c7-xfer A½½äAi2c8i2c8-xfer A½½ä‹i2s0i2s0-2ch-bus` A½½½½½½i2s0-2ch-bus-bclk-off` A½½½½½½i2s0-8ch-bus� A½½½½½½½½½ä›i2s0-8ch-bus-bclk-off� A½½½½½½½½½äœi2s1i2s1-2ch-busP A½½½½½ä�i2s1-2ch-bus-bclk-offP A½½½½½sdio0sdio0-bus1 AÀsdio0-bus4@ AÀÀÀÀä$sdio0-cmd AÀä%sdio0-clk A½ä&sdio0-cd AÀsdio0-pwr AÀsdio0-bkpwr AÀsdio0-wp AÀsdio0-int AÀsdmmcsdmmc-bus1 AÀsdmmc-bus4@ AÀ À À Àä-sdmmc-clk A ½ä+sdmmc-cmd A Àä,sdmmc-cd AÀsdmmc-wp AÀsuspendap-pwroff A½ddrio-pwroff A½spdifspdif-bus A½spdif-bus-1 A½ä™spi0spi0-clk AÀäHspi0-cs0 AÀäKspi0-cs1 AÀspi0-tx AÀäIspi0-rx AÀäJspi1spi1-clk A ÀäLspi1-cs0 A ÀäOspi1-rx AÀäNspi1-tx AÀäMspi2spi2-clk A ÀäPspi2-cs0 A ÀäSspi2-rx A ÀäRspi2-tx A ÀäQspi3spi3-clk AÀä{spi3-cs0 AÀä~spi3-rx AÀä}spi3-tx AÀä|spi4spi4-clk AÀäTspi4-cs0 AÀäWspi4-rx AÀäVspi4-tx AÀäUspi5spi5-clk AÀäYspi5-cs0 AÀä\spi5-rx AÀä[spi5-tx AÀäZtestclktest-clkout0 A½test-clkout1 A½test-clkout2 A½tsadcotp-pin A½äbotp-out A½äcuart0uart0-xfer AÀ½äBuart0-cts A½äCuart0-rts A½uart1uart1-xfer A À ½äDuart2auart2a-xfer AÀ ½uart2buart2b-xfer AÀ½uart2cuart2c-xfer AÀ½äEuart3uart3-xfer AÀ½äFuart3-cts A½uart3-rts A½uart4uart4-xfer AÀ½äuarthdcpuarthdcp-xfer AÀ½pwm0pwm0-pin A½äŒpwm0-pin-pull-down AÁvop0-pwm-pin A½vop1-pwm-pin A½pwm1pwm1-pin A½ä�pwm1-pin-pull-down AÁpwm2pwm2-pin A½äŽpwm2-pin-pull-down AÁpwm3apwm3a-pin A½ä�pwm3bpwm3b-pin A½hdmihdmi-i2c-xfer A½½hdmi-cec A½ä±pciepci-clkreqn-cpm A½äpci-clkreqnb-cpm A½äpcie-pwr-en A½äÏpcie-3g-drv AÀbuttonspwrbtn AÀäÃfusb302xfusb0-int AÀä‡irir-int A½äÄlcd-panellcd-panel-reset AÀledswork-led-pin A½äÅdiy-led-pin A ½äÆpmicpmic-int-l AÀä‚vsel1-pin AÁvsel2-pin AÁrt5640rt5640-hpcon A½ä<sdio-pwrseqwifi-enable-h A ½äËusb-typecvcc5v0_typec_en AÀäÒusb2vcc5v0-host-en A½äÑwifiwifi-host-wake-l A½ä*opp-table-0operating-points-v2 Oä opp00 ZQ– a –¨ –¨Ð oœ@opp01 Z#ÃF a –¨ –¨Ðopp02 Z0£, a øP øPÐopp03 Z<Ü aHHÐopp04 ZG†Œ aB@B@Ðopp05 ZTfr a*ˆ*ˆÐopp-table-1operating-points-v2 Oäopp00 ZQ– a –¨ –¨Ð oœ@opp01 Z#ÃF a –¨ –¨Ðopp02 Z0£, a –¨ –¨Ðopp03 Z<Ü a Yø YøÐopp04 ZG†Œ a~ð~ðÐopp05 ZTfr a£è£èÐopp06 Z_Ø" aÈàÈàÐopp07 ZkIÒ aO€O€Ðopp-table-2operating-points-v2ä»opp00 Z ë a –¨ –¨Œ0opp01 Z³Ü@ a –¨ –¨Œ0opp02 Zׄ a –¨ –¨Œ0opp03 ZÍe a Yø YøŒ0opp04 Z#ÃF aHHŒ0opp05 Z/¯ aÈàÈàŒ0chosen €serial2:1500000n8backlightpwm-backlight Œ�  ™Âa¨ ž  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ °Èexternal-gmac-clock fixed-clockÐsY@ àclkin_gmacóäregulator-dc-12vregulator-fixed +dc_12v : N `· x·äÐgpio-keys gpio-keys ɵdefaultÃÃkey-power Ôd ¥) 0GPIO Key Power æt‰ir-receivergpio-ir-receiver ¥)Ãĵdefaultleds gpio-ledsµdefaultÃÅÆled-0 0work ñon ¥Çled-1 0diy ñoff ¥) rt5640-soundsimple-audio-card Ÿrockchip,rt5640-codec li2s …- ÿMicrophoneMic JackHeadphoneHeadphone JackH Mic JackMICBIAS1IN1PMic JackHeadphone JackHPOLHeadphone JackHPORsimple-audio-card,cpu ¶Èsimple-audio-card,codec ¶Ésdio-pwrseqmmc-pwrseq-simpleÊ ›ext_clockµdefaultÃË 3) ä#sound-ditaudio-graph-card 0SPDIF ?Ìspdif-ditlinux,spdif-dit¥portendpoint¶Íäšregulator-vcc1v8-s3regulator-fixed +vcc1v8_s3 : N `w@ xw@ Îä'regulator-vcc3v3-pcieregulator-fixed D ‡�µdefaultÃÏ +vcc3v3_pcie : N Ðregulator-vcc3v3-sysregulator-fixed +vcc3v3_sys : N `2Z  x2Z  ƒä„regulator-vcc5v0-hostregulator-fixed D ‡�µdefaultÃÑ +vcc5v0_host : ƒä•regulator-vcc5v0-typecregulator-fixed D ‡�µdefaultÃÒ +vcc5v0_typec : ƒäˆregulator-vcc-sysregulator-fixed +vcc_sys : N `LK@ xLK@ Ðäƒregulator-vdd-logpwm-regulator ™Óa¨ Wƒ +vdd_log : N `�° x\À compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-namespinctrl-0interrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104vqmmc-supplyvmmc-supplybrcm,drive-strengthassigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsrealtek,in1-differentialreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplysystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supplyvbus-supplydata-rolelabelop-sink-microwattpower-rolesink-pdossource-pdostry-power-role#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disableoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-gpiospwmsbrightness-levelsdefault-brightness-levelautorepeatdebounce-intervallinux,codedefault-statesimple-audio-card,widgetssimple-audio-card,routingreset-gpiosdaisenable-active-highpwm-supply