Ð þít78m(là.rockchip,px5-evbrockchip,px5rockchip,rk3368 +7Rockchip PX5 EVBaliases=/pinctrl/gpio@ff750000C/pinctrl/gpio@ff780000I/pinctrl/gpio@ff790000O/pinctrl/gpio@ff7a0000U/i2c@ff650000Z/i2c@ff660000_/i2c@ff140000d/i2c@ff150000i/i2c@ff160000n/i2c@ff170000s/serial@ff180000{/serial@ff190000ƒ/serial@ff690000‹/serial@ff1b0000“/serial@ff1c0000›/spi@ff110000 /spi@ff120000¥/spi@ff130000ª/mmc@ff0c0000¯/mmc@ff0f0000cpus+cpu-mapcluster0core0´core1´core2´core3´cluster1core0´core1´core2´core3´ cpu@0¸cpuarm,cortex-a53ÄÈpsciÖåcpu@1¸cpuarm,cortex-a53ÄÈpsciÖåcpu@2¸cpuarm,cortex-a53ÄÈpsciÖåcpu@3¸cpuarm,cortex-a53ÄÈpsciÖå cpu@100¸cpuarm,cortex-a53ÄÈpsciÖåcpu@101¸cpuarm,cortex-a53ÄÈpsciÖåcpu@102¸cpuarm,cortex-a53ÄÈpsciÖåcpu@103¸cpuarm,cortex-a53ÄÈpsciÖådisplay-subsystemrockchip,display-subsystemí  ódisabledarm-pmuarm,cortex-a53-pmu`úpqrstuvw  psci arm,psci-0.2Ïsmctimerarm,armv8-timer0ú ÿÿ ÿ ÿoscillator fixed-clockn6(xin24m;åGmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÄÿ @HðÑ€ V È D r v]biuciuciu-driveciu-samplei ú t €{resetóokay‡‘£´ÈÆÎÛèdefaultö Z*mmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÄÿ @HðÑ€ V É E s w]biuciuciu-driveciu-samplei ú!t �{reset ódisabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÄÿ@HðÑ€ V Ë G u y]biuciuciu-driveciu-samplei ú#t ƒ{resetóokay‡‘ðÑ€7ÆFLèdefault ö*saradc@ff100000rockchip,saradcÄÿ ú$ZV I []saradcapb_pclkt W {saradc-apb ódisabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spiÄÿV A R]spiclkapb_pclk ú,èdefaultö+ ódisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spiÄÿV B S]spiclkapb_pclk ú-èdefaultö+ ódisabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spiÄÿV C T]spiclkapb_pclk ú)èdefaultö !"+ ódisabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ ú>+]i2cV Nèdefaultö#óokaytouchscreen@40silead,gsl1680Ä@ $ú l$x ‹ži2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ ú?+]i2cV Oèdefaultö% ódisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ ú@+]i2cV Pèdefaultö& ódisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿ úA+]i2cV Qèdefaultö' ódisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿn6V M U]baudclkapb_pclk ú7±» ódisabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿn6V N V]baudclkapb_pclk ú8±» ódisabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿn6V P X]baudclkapb_pclk ú:±» ódisabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿn6V Q Y]baudclkapb_pclk ú;±»óokaydma-controller@ff250000arm,pl330arm,primecellÄÿ%@úÈÓîV à ]apb_pclkthermal-zonescpu-thermaldˆ)(tripscpu_alert09$øEпpassiveå)cpu_alert198€Eпpassiveå*cpu_crit9sEÐ ¿criticalcooling-mapsmap0P)0Uÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1P*0Uÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermaldˆ)(tripsgpu_alert098€Eпpassiveå+gpu_crit9Á8EÐ ¿criticalcooling-mapsmap0P+0Uÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadcÄÿ( ú%V H Z]tsadcapb_pclkt Ÿ {tsadc-apbèinitdefaultsleepö,d-n,xŽsóokay¥¼å(ethernet@ff290000rockchip,rk3368-gmacÄÿ) ú×macirqç.8V  f g c € Å ]M]stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mact B {stmmaceth ódisabledmdiosnps,dwmac-mdio+usb@ff500000 generic-ehciÄÿP úV Âóokayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2ÄÿX úV Á]otgôotgü€€@@ óokaydma-controller@ff600000arm,pl330arm,primecellÄÿ`@úÈÓîV  ]apb_pclkåHi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿeV L]i2c ú<èdefaultö/+óokaypmic@1brockchip,rk808Ä 0úèdefaultö12,D3P3\3h3t3€3Œ˜3¤3±3¾(xin32krk808-clkout2;regulatorsDCDC_REG1Ëßñ ®` ã`!vdd_cpuDCDC_REG2Ëßñ ®` ã`!vdd_logDCDC_REG3Ëß!vcc_ddrDCDC_REG4Ëßñ2Z  2Z !vcc_ioåLDO_REG1Ëßñw@ w@ !vcc18_flashåLDO_REG2Ëßñ2Z  2Z !vcca_33LDO_REG3ËßñB@ B@!vdd_10LDO_REG4ñ2Z  2Z !avdd_33LDO_REG5Ëßñw@ 2Z  !vccio_sdåLDO_REG6ËßñB@ B@ !vdd10_lcdLDO_REG7Ëßñw@ w@!vcc_18LDO_REG8Ëßñw@ w@ !vcc18_lcdSWITCH_REG1!vcc_sdåSWITCH_REG2Ëß !vcc33_lcdi2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2cÄÿf ú=+]i2cV Mèdefaultö4óokayaccelerometer@18 bosch,bma250Ä 5úpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh0èdefaultö6V _ ódisabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh0èdefaultö7V _ ódisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh 0V _ ódisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwmÄÿh00èdefaultö8V _ ódisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uartÄÿiV O W]baudclkapb_pclk ú9èdefaultö9±» ódisabledmbox@ff6b0000rockchip,rk3368-mailboxÄÿk0ú’“”•V E ]pclk_mailbox; ódisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfdÄÿspower-controller!rockchip,rk3368-power-controllerG+åKpower-domain@12Ä ðV Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$[:;<=>?@ABGpower-domain@14Ä V Ð Ü o p [CDEGpower-domain@16ÄV Á À @[FGsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfdÄÿs€åSio-domains&rockchip,rk3368-pmu-io-voltage-domain ódisabledreboot-modesyscon-reboot-modebiRBÃuRBÃRBà “RBÃclock-controller@ff760000rockchip,rk3368-cruÄÿvVG]xin24mç.;Ÿå syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfdÄÿwå.io-domains"rockchip,rk3368-io-voltage-domain ódisabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdtÄÿ€V p úOóokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timerÄÿ�  úBV a U ]pclktimerspdif@ff880000rockchip,rk3368-spdifÄÿˆ ú6V S Ð ]mclkhclk¬H±txèdefaultöI» ódisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2sÄÿ‰ ú(]i2s_clki2s_hclkV T άHH±txrx» ódisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2sÄÿ‰€ ú5]i2s_clki2s_hclkV R ϬHH±txrxèdefaultöJ» ódisablediommu@ff900800rockchip,iommuÄÿ� úV Ê Ô ]aclkifaceÌK Ú ódisablediommu@ff914000rockchip,iommu Äÿ‘@ÿ‘P úV Í Õ ]aclkifaceÚÌK ç ódisabledvop@ff930000rockchip,rk3368-vop Äÿ“üÿ“ ú Æ Ñׄ ëÂV Æ ¾ Ñ]aclk_vopdclk_vophclk_vop'LÌK t d e f {axiahbdclk ódisabledport+å endpoint@0Ä.MåPendpoint@1Ä.NåRiommu@ff930300rockchip,iommuÄÿ“ úV Æ Ñ ]aclkifaceÌK Ú ódisabledåLdsi@ff960000*rockchip,rk3368-mipi-dsisnps,dw-mipi-dsiÄÿ–@ úV d]pclk>OCdphyÌK t s{apbç. ódisabledports+port@0Äendpoint.PåMport@1Äphy@ff968000rockchip,rk3368-dsi-dphyÄÿ–€@V � s ]refpclkMt r{apb ódisabledåOhdmi@ff980000rockchip,rk3368-dw-hdmiÄÿ˜ úgV h m n]iahbisfrcecèdefaultöQÌK »ç. ódisabledports+port@0Äendpoint.RåNport@1Äiommu@ff9a0440rockchip,iommu Äÿš@@ÿš€@ ú V Ð Ü ]aclkifaceÚ ódisablediommu@ff9a0800rockchip,iommuÄÿšú  V Ð Ü ]aclkifaceÚ ódisabledqos@ffad0000rockchip,rk3368-qossysconÄÿ­ å:qos@ffad0080rockchip,rk3368-qossysconÄÿ­€ å;qos@ffad0100rockchip,rk3368-qossysconÄÿ­ å<qos@ffad0180rockchip,rk3368-qossysconÄÿ­€ å=qos@ffad0200rockchip,rk3368-qossysconÄÿ­ å>qos@ffad0280rockchip,rk3368-qossysconÄÿ­€ å?qos@ffad0300rockchip,rk3368-qossysconÄÿ­ å@qos@ffad0380rockchip,rk3368-qossysconÄÿ­€ åAqos@ffad0400rockchip,rk3368-qossysconÄÿ­ åBqos@ffae0000rockchip,rk3368-qossysconÄÿ® åCqos@ffae0100rockchip,rk3368-qossysconÄÿ® åDqos@ffae0180rockchip,rk3368-qossysconÄÿ®€ åEqos@ffaf0000rockchip,rk3368-qossysconÄÿ¯ åFefuse@ffb00000rockchip,rk3368-efuseÄÿ° +V q ]pclk_efusecpu-leakage@17Ätemp-adjust@1fÄinterrupt-controller@ffb71000 arm,gic-400Xm@Äÿ·ÿ· ÿ·@ ÿ·`  ú ÿåpinctrlrockchip,rk3368-pinctrlç.~S+‹gpio@ff750000rockchip,gpio-bankÄÿuV @ úQ’¢Xmå0gpio@ff780000rockchip,gpio-bankÄÿxV A úR’¢Xmgpio@ff790000rockchip,gpio-bankÄÿyV B úS’¢Xmå5gpio@ff7a0000rockchip,gpio-bankÄÿzV C úT’¢Xmå$pcfg-pull-up®åUpcfg-pull-down»pcfg-pull-noneÊåTpcfg-pull-none-12maÊ× åVemmcemmc-clkæTåemmc-cmdæUåemmc-pwræUemmc-bus1æUemmc-bus4@æUUUUemmc-bus8€æUUUUUUUUågmacrgmii-pinsðæTTTV V VVV VTTTTTTrmii-pins æTTTV V VTTTThdmihdmi-i2c-xfer æTTåQi2c0i2c0-xfer æTTå/i2c1i2c1-xfer æTTå4i2c2i2c2-xfer æ TTå#i2c3i2c3-xfer æTTå%i2c4i2c4-xfer æTTå&i2c5i2c5-xfer æTTå'i2si2s-8ch-bus�æ T TTTTTTTTåJpwm0pwm0-pinæTå6pwm1pwm1-pinæTå7pwm3pwm3-pinæTå8sdio0sdio0-bus1æUsdio0-bus4@æUUUUsdio0-cmdæUsdio0-clkæTsdio0-cdæUsdio0-wpæUsdio0-pwræUsdio0-bkpwræUsdio0-intæUsdmmcsdmmc-clkæ Tå sdmmc-cmdæ Uå sdmmc-cdæ Uåsdmmc-bus1æUsdmmc-bus4@æUUUUåspdifspdif-txæTåIspi0spi0-clkæUåspi0-cs0æUåspi0-cs1æUspi0-txæUåspi0-rxæUåspi1spi1-clkæUåspi1-cs0æUåspi1-cs1æUspi1-rxæUåspi1-txæUåspi2spi2-clkæ Uåspi2-cs0æ Uå"spi2-rxæ Uå!spi2-txæ Uå tsadcotp-pinæTå,otp-outæTå-uart0uart0-xfer æUTuart0-ctsæTuart0-rtsæTuart1uart1-xfer æUTuart1-ctsæTuart1-rtsæTuart2uart2-xfer æUTå9uart3uart3-xfer æUTuart3-ctsæTuart3-rtsæTuart4uart4-xfer æUTuart4-ctsæTuart4-rtsæTkeyspwr-keyæTåWpmicpmic-sleepæTå2pmic-intæUå1chosenôserial4:115200n8memory@0Ä@¸memorygpio-keys gpio-keysèdefaultöWkey-power r0 GPIO Powertregulator-vcc-sysregulator-fixed!vcc_sysñLK@ LK@Ëßå3 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1cpudevice_typeregenable-method#cooling-cellsphandleportsstatusinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delayno-sdiosd-uhs-sdr12sd-uhs-sdr25pinctrl-namespinctrl-0rockchip,default-sample-phasevmmc-supplyvqmmc-supplymmc-hs200-1_8vno-sdnon-removable#io-channel-cellspower-gpiostouchscreen-size-xtouchscreen-size-ysilead,max-fingersreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizesystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-name#pwm-cells#mbox-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-names#sound-dai-cellspower-domains#iommu-cellsrockchip,disable-mmu-resetassigned-clocksassigned-clock-ratesiommusremote-endpointphysphy-names#phy-cellsinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathlabellinux,codewakeup-source