Ð þí‹j8�L( �neardi,lba3368rockchip,rk3368 +7Neardi LBA3368aliases=/pinctrl/gpio@ff750000C/pinctrl/gpio@ff780000I/pinctrl/gpio@ff790000O/pinctrl/gpio@ff7a0000U/i2c@ff650000Z/i2c@ff660000_/i2c@ff140000d/i2c@ff150000i/i2c@ff160000n/i2c@ff170000s/serial@ff180000{/serial@ff190000ƒ/serial@ff690000‹/serial@ff1b0000“/serial@ff1c0000›/spi@ff110000 /spi@ff120000¥/spi@ff130000ª/ethernet@ff290000´/mmc@ff0f0000¹/mmc@ff0c0000¾/mmc@ff0d0000Ã/i2c@ff660000/rtc@51È/i2c@ff650000/pmic@1bcpus+cpu-mapcluster0core0Ícore1Ícore2Ícore3Ícluster1core0Ícore1Ícore2Ícore3Í cpu@0Ñcpuarm,cortex-a53Ýápsciïþ  cpu@1Ñcpuarm,cortex-a53Ýápsciïþ  cpu@2Ñcpuarm,cortex-a53Ýápsciïþ  cpu@3Ñcpuarm,cortex-a53Ýápsciïþ  cpu@100Ñcpuarm,cortex-a53Ýápsciïþ  cpu@101Ñcpuarm,cortex-a53Ýápsciïþ  cpu@102Ñcpuarm,cortex-a53Ýápsciïþ  cpu@103Ñcpuarm,cortex-a53Ýápsciïþ  display-subsystemrockchip,display-subsystem  disabledarm-pmuarm,cortex-a53-pmu`pqrstuvw ) psci arm,psci-0.2èsmctimerarm,armv8-timer0 ÿÿ ÿ ÿoscillator fixed-clock<n6Lxin24m_ _mmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÝÿ @lðÑ€ z È D r v�biuciuciu-driveciu-sample�  ˜ €Ÿresetokay«µ ÁÎdefaultÜæ÷ +8mmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÝÿ @lðÑ€ z É E s w�biuciuciu-driveciu-sample� !˜ �Ÿresetokay«FµÁQ Ea Îdefault Üæx…‹8+wifi@1%brcm,bcm43455-fmacbrcm,bcm4329-fmacÝ ™ ­host-wakeÎdefaultÜmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshcÝÿ@lðÑ€ z Ë G u y�biuciuciu-driveciu-sample� #˜ ƒŸresetokay«µÁÎdefault ܽ‹… Ïsaradc@ff100000rockchip,saradcÝÿ $Þz I [�saradcapb_pclk˜ W Ÿsaradc-apbokayð qspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spiÝÿz A R�spiclkapb_pclk ,ÎdefaultÜ !"+ disabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spiÝÿz B S�spiclkapb_pclk -ÎdefaultÜ#$%&+ disabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spiÝÿz C T�spiclkapb_pclk )ÎdefaultÜ'()*+ disabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ >+�i2cz NÎdefaultÜ+ disabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ ?+�i2cz OÎdefaultÜ, disabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ @+�i2cz PÎdefaultÜ- disabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿ A+�i2cz QÎdefaultÜ. disabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ<n6z M U�baudclkapb_pclk 7üokayÎdefault Ü/01bluetoothbrcm,bcm4345c5 ™ ­host-wakeupz2�lpo # 7FäáÀP\Îdefault Ü345serial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ<n6z N V�baudclkapb_pclk 8üokayÎdefaultÜ6serial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ<n6z P X�baudclkapb_pclk :ü disabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿ<n6z Q Y�baudclkapb_pclk ;üokayÎdefaultÜ7dma-controller@ff250000arm,pl330arm,primecellÝÿ%@it�z à �apb_pclkthermal-zonescpu-thermal¦d¼ˆÊ8tripscpu_alert0Ú$øæÐØpassive 9cpu_alert1Ú8€æÐØpassive :cpu_critÚsæÐ Øcriticalcooling-mapsmap0ñ90öÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1ñ:0öÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal¦d¼ˆÊ8tripsgpu_alert0Ú8€æÐØpassive ;gpu_critÚÁ8æÐ Øcriticalcooling-mapsmap0ñ;0öÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadcÝÿ( %z H Z�tsadcapb_pclk˜ Ÿ Ÿtsadc-apbÎinitdefaultsleepÜ<=</sokayF] 8ethernet@ff290000rockchip,rk3368-gmacÝÿ) ­macirqx>8z  f g c € Å ]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac˜ B Ÿstmmacethokay…input’?�rmii¦@Q aAÎdefaultÜBmdiosnps,dwmac-mdio+ethernet-phy@1ethernet-phy-ieee802.3-c22ÝFd±'ÁB@ Ó ÎdefaultÜC ?usb@ff500000 generic-ehciÝÿP z Âokay+hub@1 usb5e3,610ÝßDusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2ÝÿX z Á�otgêotgò€€@@ okay"E.<Fdma-controller@ff600000arm,pl330arm,primecellÝÿ`@it�z  �apb_pclk ai2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿez L�i2c <ÎdefaultÜG+okaypmic@1brockchip,rk808Ý ™HLrk808-clkout1xin32k_wifi_btJIVIbInIzI†I’žIªI·IÄÎdefaultÜJKÑé_ 2regulatorsDCDC_REG1÷vdd_cpu ®`™p6J regulator-state-mem\DCDC_REG2÷vdd_logÈàã`uq6Jregulator-state-memŠB@¦DCDC_REG3÷vcc_ddr6Jregulator-state-mem¦DCDC_REG4÷vcc_io2Z 2Z 6J regulator-state-memŠ2Z ¦LDO_REG1÷vcca1v8_codecw@w@6 `regulator-state-mem\LDO_REG2÷vcca3v0_codec-ÆÀ-ÆÀ6regulator-state-mem\LDO_REG3÷vdd_10B@B@6J yregulator-state-memŠB@¦LDO_REG4 ÷vdd1v8_wlw@w@ regulator-state-mem\LDO_REG5 ÷vccio_sdw@2Z  regulator-state-mem\LDO_REG6 ÷vdd10_lcdB@B@regulator-state-mem\LDO_REG7÷vcc_18w@w@ regulator-state-memŠw@¦LDO_REG8 ÷vcc18_lcdw@w@regulator-state-mem\SWITCH_REG1÷vcc_tpregulator-state-mem¦SWITCH_REG2÷vcc_sd regulator-state-mem\i2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2cÝÿf =+�i2cz MÎdefaultÜLokaycodec@1crealtek,rt5640Ýz q�mclk¾ÕìportendpointM drtc@51haoyu,hym8563ÝQLxin32k_pwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh&ÎdefaultÜNz _ disabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh&ÎdefaultÜOz _ disabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh &z _ disabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwmÝÿh0&ÎdefaultÜPz _ disabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uartÝÿiz O W�baudclkapb_pclk 9ÎdefaultÜQü disabledmbox@ff6b0000rockchip,rk3368-mailboxÝÿk0’“”•z E �pclk_mailbox1 disabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfdÝÿspower-controller!rockchip,rk3368-power-controller=+ epower-domain@12Ý ðz Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$QRSTUVWXYZ=power-domain@14Ý z Ð Ü o p Q[\]=power-domain@16Ýz Á À @Q^=syscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfdÝÿs€ mio-domains&rockchip,rk3368-pmu-io-voltage-domainokayXcreboot-modesyscon-reboot-modenuRBÃ�RBÃ�RBà ŸRBÃclock-controller@ff760000rockchip,rk3368-cruÝÿvz_�xin24mx>_« syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfdÝÿw >io-domains"rockchip,rk3368-io-voltage-domainokay¸`ÅÐÞîü watchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdtÝÿ€z p Ookaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timerÝÿ�  Bz a U �pclktimerspdif@ff880000rockchip,rk3368-spdifÝÿˆ 6z S Ð �mclkhclkatxÎdefaultÜb disabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2sÝÿ‰ (�i2s_clki2s_hclkz T Îaatxrx disabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2sÝÿ‰€ 5�i2s_clki2s_hclkz R ÏaatxrxÎdefaultÜcokayport rendpoint%i2s0d Miommu@ff900800rockchip,iommuÝÿ� z Ê Ô �aclkiface8e F disablediommu@ff914000rockchip,iommu Ýÿ‘@ÿ‘P z Í Õ �aclkifaceF8e S disabledvop@ff930000rockchip,rk3368-vop Ýÿ“üÿ“ Q Æ Ñnׄ ëÂz Æ ¾ Ñ�aclk_vopdclk_vophclk_vopƒf8e ˜ d e f Ÿaxiahbdclk disabledport+ endpoint@0Ýg jendpoint@1Ýh liommu@ff930300rockchip,iommuÝÿ“ z Æ Ñ �aclkiface8e F disabled fdsi@ff960000*rockchip,rk3368-mipi-dsisnps,dw-mipi-dsiÝÿ–@ z d�pclkŠi�dphy8e ˜ sŸapbx> disabledports+port@0Ýendpointj gport@1Ýphy@ff968000rockchip,rk3368-dsi-dphyÝÿ–€@z � s �refpclk™˜ rŸapb disabled ihdmi@ff980000rockchip,rk3368-dw-hdmiÝÿ˜ gz h m n�iahbisfrcecÎdefaultÜk8e x> disabledports+port@0Ýendpointl hport@1Ýiommu@ff9a0440rockchip,iommu Ýÿš@@ÿš€@  z Ð Ü �aclkifaceF disablediommu@ff9a0800rockchip,iommuÝÿš  z Ð Ü �aclkifaceF disabledqos@ffad0000rockchip,rk3368-qossysconÝÿ­  Rqos@ffad0080rockchip,rk3368-qossysconÝÿ­€  Sqos@ffad0100rockchip,rk3368-qossysconÝÿ­  Tqos@ffad0180rockchip,rk3368-qossysconÝÿ­€  Uqos@ffad0200rockchip,rk3368-qossysconÝÿ­  Vqos@ffad0280rockchip,rk3368-qossysconÝÿ­€  Wqos@ffad0300rockchip,rk3368-qossysconÝÿ­  Xqos@ffad0380rockchip,rk3368-qossysconÝÿ­€  Yqos@ffad0400rockchip,rk3368-qossysconÝÿ­  Zqos@ffae0000rockchip,rk3368-qossysconÝÿ®  [qos@ffae0100rockchip,rk3368-qossysconÝÿ®  \qos@ffae0180rockchip,rk3368-qossysconÝÿ®€  ]qos@ffaf0000rockchip,rk3368-qossysconÝÿ¯  ^efuse@ffb00000rockchip,rk3368-efuseÝÿ° +z q �pclk_efusecpu-leakage@17Ýtemp-adjust@1fÝinterrupt-controller@ffb71000 arm,gic-400¤¹@Ýÿ·ÿ· ÿ·@ ÿ·`   ÿ pinctrlrockchip,rk3368-pinctrlx>Êm+×gpio@ff750000rockchip,gpio-bankÝÿuz @ QÞ Hgpio@ff780000rockchip,gpio-bankÝÿxz A RÞgpio@ff790000rockchip,gpio-bankÝÿyz B SÞgpio@ff7a0000rockchip,gpio-bankÝÿzz C TÞ pcfg-pull-upú opcfg-pull-down pcfg-pull-none  npcfg-pull-none-12ma  #  pemmcemmc-clk 2n emmc-cmd 2o emmc-pwr 2oemmc-bus1 2oemmc-bus4@ 2ooooemmc-bus8€ 2oooooooo gmacrgmii-pinsð 2nnnp p ppp pnnnnnnrmii-pins  2nnnp p pnnnn Bhdmihdmi-i2c-xfer 2nn ki2c0i2c0-xfer 2nn Gi2c1i2c1-xfer 2nn Li2c2i2c2-xfer 2 nn +i2c3i2c3-xfer 2nn ,i2c4i2c4-xfer 2nn -i2c5i2c5-xfer 2nn .i2si2s-8ch-bus� 2 n nnnnnnnn cpwm0pwm0-pin 2n Npwm1pwm1-pin 2n Opwm3pwm3-pin 2n Psdio0sdio0-bus1 2osdio0-bus4@ 2oooo sdio0-cmd 2o sdio0-clk 2n sdio0-cd 2osdio0-wp 2osdio0-pwr 2osdio0-bkpwr 2osdio0-int 2osdmmcsdmmc-clk 2 n sdmmc-cmd 2 o sdmmc-cd 2 o sdmmc-bus1 2osdmmc-bus4@ 2oooo spdifspdif-tx 2n bspi0spi0-clk 2o spi0-cs0 2o "spi0-cs1 2ospi0-tx 2o spi0-rx 2o !spi1spi1-clk 2o #spi1-cs0 2o &spi1-cs1 2ospi1-rx 2o %spi1-tx 2o $spi2spi2-clk 2 o 'spi2-cs0 2 o *spi2-rx 2 o )spi2-tx 2 o (tsadcotp-pin 2n <otp-out 2n =uart0uart0-xfer 2on /uart0-cts 2n 0uart0-rts 2n 1uart1uart1-xfer 2on 6uart1-cts 2nuart1-rts 2nuart2uart2-xfer 2on Quart3uart3-xfer 2onuart3-cts 2nuart3-rts 2nuart4uart4-xfer 2on 7uart4-cts 2nuart4-rts 2nbluetoothbt-host-wake 2n 3bt-reg-on 2o 5bt-wake 2n 4ledspower-led 2n tphyphy-rst 2 n Cpmicpmic-int 2o Jpmic-sleep 2n Ksdio-pwrseqwifi-reg-on 2n usoundhp-det 2n susbhost-vbus-drv 2n votg-vbus-drv 2n wwifiwifi-host-wake 2n chosen @serial1:115200n8memory@0ÑmemoryÝ@adc-key adc-keys Lq Xbuttons id ww@button-recovery ‘Recovery —h ¢analog-soundaudio-graph-card ¼r ÁH ‘alc5640„ ÎMic JackMICBIAS1IN1PMic JackHeadphone JackHPOLHeadphone JackHPORSpeakersSPORPSpeakersSPORNSpeakersSPOLPSpeakersSPOLN> ÖMicrophoneMic JackHeadphoneHeadphone JackSpeakerSpeakersÎdefaultÜsregulator-dc-12vregulator-fixed÷dc_12v··6J xgmac-clk fixed-clock<úð€ Lext_gmac_ Aregulator-hub-avddregulator-fixed ÷hub_avdd2Z 2Z  Þ6 Dleds gpio-ledspower-led 1H épower ò øonÎdefaultÜtsdio-pwrseqmmc-pwrseq-simplez2 �ext_clock ÓÎdefaultÜu regulator-vcc-hostregulator-fixed  ÷vcc_hostLK@LK@ ÞIÎdefaultÜv 6regulator-vcc-lanregulator-fixed÷vcc_lan2Z 2Z  Þ6 @regulator-vcc-otgregulator-fixed H÷vcc_otgLK@LK@ ÞIÎdefaultÜw 6 Eregulator-vcc-sysregulator-fixed÷vcc_sysLK@LK@ Þx6J Iregulator-vdd10-usbregulator-fixed ÷vdd10_usbB@B@ Þy6 F compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2ethernet0mmc0mmc1mmc2rtc0rtc1cpudevice_typeregenable-method#cooling-cellscpu-supplyphandleportsstatusinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesbus-widthvmmc-supplyvqmmc-supplypinctrl-namespinctrl-0cap-sd-highspeeddisable-wpno-mmcno-sdiosd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104mmc-pwrseqassigned-clocksassigned-clock-parentscap-sdio-irqno-sdnon-removableinterrupts-extendedinterrupt-namescap-mmc-highspeedmmc-hs200-1_8v#io-channel-cellsvref-supplyreg-shiftreg-io-widthuart-has-rtsctsdevice-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supply#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,grfclock_in_outphy-handlephy-modephy-supplyreset-assert-usreset-deassert-usreset-gpiosvdd-supplydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizevbus-supplyvusb_a-supplyvusb_d-supplyvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplysystem-power-controllerwakeup-sourceregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-off-in-suspendregulator-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendrealtek,dmic1-data-pinrealtek,dmic2-data-pinrealtek,in1-differential#sound-dai-cellsremote-endpoint#pwm-cells#mbox-cells#power-domain-cellspm_qospmu-supplyvop-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsaudio-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplysdcard-supplywifi-supplydmasdma-namesdai-formatmclk-fspower-domains#iommu-cellsrockchip,disable-mmu-resetassigned-clock-ratesiommusphysphy-names#phy-cellsinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathio-channelsio-channel-namespoll-intervalkeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltdaishp-det-gpiosroutingwidgetsvin-supplyfunctioncolordefault-stategpioenable-active-high