Ð þí‘E8‡H( ý‡ zkmagic,a95x-z2rockchip,rk3318 +7A95X Z2aliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000�/ethernet@ff550000‹/mmc@ff500000�/mmc@ff510000•/mmc@ff520000cpus+cpu@0šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ cpu@1šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ cpu@2šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ cpu@3šcpuarm,cortex-a53¦ª±ÀÐxêpsciø €@+8€E@W€du€ idle-statesˆpscicpu-sleeparm,idle-state•¦½xÎúÞ„€l2-cachecacheïû@-€opp-table-0operating-points-v2 €opp-408000000Q–~ð)œ@:opp-600000000#ÃF~ð)œ@opp-8160000000£,B@)œ@opp-1008000000<ÜÈà)œ@opp-1200000000G†Œ±()œ@ Fdisabledopp-1296000000M?dÖ )œ@ Fdisabledanalog-soundsimple-audio-cardMi2sf€AnalogFokaysimple-audio-card,cpu—simple-audio-card,codec—arm-pmuarm,cortex-a53-pmu0¡defg¬ display-subsystemrockchip,display-subsystem¿ hdmi-soundsimple-audio-cardMi2sf€€HDMIFokaysimple-audio-card,cpu—simple-audio-card,codec—psciarm,psci-1.0arm,psci-0.2ñsmctimerarm,armv8-timer0¡   xin24m fixed-clockÅÒn6âxin24m€Bi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s¦ÿ ¡ª)7õi2s_clki2s_hclk  txrxFokay€i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s¦ÿ ¡ª*8õi2s_clki2s_hclktxrxFokay€i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s¦ÿ ¡ª+9õi2s_clki2s_hclktxrx Fdisabledspdif@ff030000rockchip,rk3328-spdif¦ÿ ¡ª.: õmclkhclk tx!default/Fokay€ipdm@ff040000 rockchip,pdm¦ÿª=Rõpdm_clkpdm_hclkrx!defaultsleep/9 Fdisabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd¦ÿ€@io-domains"rockchip,rk3328-io-voltage-domainFokayCP^lzˆ–gpiorockchip,rk3328-grf-gpio¤´power-controller!rockchip,rk3328-power-controllerÀ+€6power-domain@1¦ª‡Àpower-domain@6¦ªDÀpower-domain@5¦ ª‹BABÀpower-domain@8¦ª�FÀreboot-modesyscon-reboot-modeÔÈÛRBÃçRBÃõRBà RBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart¦ÿ ¡7ª&Òõbaudclkapb_pclktxrx!default/Fokayserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart¦ÿ ¡8ª'Óõbaudclkapb_pclktxrx!default / !" Fdisabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart¦ÿ ¡9ª(Ôõbaudclkapb_pclktxrx!default/#Fokayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡$+ª7Í õi2cpclk!default/$ Fdisabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡%+ª8Î õi2cpclk!default/% Fdisabledi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡&+ª9Ï õi2cpclk!default/& Fdisabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c¦ÿ ¡'+ª:Ð õi2cpclk!default/' Fdisabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi¦ÿ ¡1+ª Ñõspiclkapb_pclk txrx!default/()*+ Fdisabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt¦ÿ ¡(ªìpwm@ff1b0000rockchip,rk3328-pwm¦ÿª<Ö õpwmpclk!default/,(Fokay€npwm@ff1b0010rockchip,rk3328-pwm¦ÿª<Ö õpwmpclk!default/-(Fokay€opwm@ff1b0020rockchip,rk3328-pwm¦ÿ ª<Ö õpwmpclk!default/.( Fdisabledpwm@ff1b0030rockchip,rk3328-pwm¦ÿ0ª<Ö õpwmpclk!default//( Fdisableddma-controller@ff1f0000arm,pl330arm,primecell¦ÿ@¡3ª† õapb_pclkJ€thermal-zonessoc-thermalUkèyè‹0tripstrip-point0›_�§Ð¡passivetrip-point1›š(§Ð¡passive€1soc-crit›Á8§Ð ¡criticalcooling-mapsmap0²10· ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÆmap1²1 ·2ÿÿÿÿÿÿÿÿÆtsadc@ff250000rockchip,rk3328-tsadc¦ÿ% ¡:Ó$ãÃPª$Õõtsadcapb_pclk!initdefaultsleep/394ø3B  tsadc-apbÔÀ,Fokay€0efuse@ff260000rockchip,rk3328-efuse¦ÿ&P+ª> õpclk_efuseB id@7¦cpu-leakage@17¦logic-leakage@19¦cpu-version@1a¦V€Cadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc¦ÿ( ¡P[ª%êõsaradcapb_pclkV  saradc-apbFokaym€cgpu@ff300000"rockchip,rk3328-maliarm,mali-450¦ÿ0T¡ZW]XY[\"ygpgpmmupppp0ppmmu0pp1ppmmu1ª‡‡ õbuscoreø5‰6f±—7€2opp-table-gpuoperating-points-v2€5opp-200000000 ëÂg8opp-300000000á£g8opp-400000000ׄg8opp-500000000ÍeŒ0 Fdisablediommu@ff330200rockchip,iommu¦ÿ3 ¡`ª“Ý õaclkiface£ Fdisablediommu@ff340800rockchip,iommu¦ÿ4@ ¡bª�F õaclkiface£ Fdisabledvideo-codec@ff350000rockchip,rk3328-vpu¦ÿ5 ¡ yvdpuª�F õaclkhclk°8‰6iommu@ff350800rockchip,iommu¦ÿ5@ ¡ ª�F õaclkiface£‰6€8video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec¦ÿ6€ ¡ ª‹BABõaxiahbcabaccoreÓ‹AB ãׄׄᣰ9‰6iommu@ff360480rockchip,iommu ¦ÿ6€@ÿ6À@ ¡Jª‹B õaclkiface£‰6€9vop@ff370000rockchip,rk3328-vop¦ÿ7>ü ¡ ª‘x;õaclk_vopdclk_vophclk_vop…†‡  axiahbdclk°:Fokayport€ endpoint·;€Aiommu@ff373f00rockchip,iommu¦ÿ7? ¡ ª‘; õaclkiface£Fokay€:hdmi@ff3c0000rockchip,rk3328-dw-hdmi¦ÿ< ¡#ªçFõiahbisfrcecÇ<Ìhdmi!default /=>?Ö@Fokay€ports+port@0¦endpoint·A€;port@1¦codec@ff410000rockchip,rk3328-codec¦ÿAªë* õpclkmclkÖ@Fokay€phy@ff430000rockchip,rk3328-hdmi-phy¦ÿC ¡SªäByõsysclkrefoclkrefpclk âhdmi_phyÅãC ïcpu-versionFokay€<clock-controller@ff440000rockchip,rk3328-cru¦ÿDªBõxin24mÖ@Å øÓx=&'(ˆ‰Ž…ƒŠŒ�ABDC"\5ˆH؉4æ$zBBB|ã©€n6n6n6äáÀäáÀá£õáׄõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€€syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd¦ÿE+usb2phy@100rockchip,rk3328-usb2phy¦ªBõphyclk âusb480m_phyÅÓ{DFokay€Dotg-port$¡;<=yotg-bvalidotg-idlinestateFokay/E€Vhost-port ¡> ylinestateFokay€Wmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿP@ ¡  ª=!JNõbiuciuciu-driveciu-sample:EðÑ€m resetFokayS]/FGHI!defaultnJmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿQ@ ¡  ª>"KOõbiuciuciu-driveciu-sample:EsY@n resetFokayS]z‡�K¨/LMNO!default¶mmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿR@ ¡ ª?#LPõbiuciuciu-driveciu-sample:EðÑ€o resetFokaySĨ /PQR!defaultethernet@ff540000rockchip,rk3328-gmac¦ÿT ¡ymacirq8ªdWXZY–ßMõstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macc  stmmacethÖ@Öäò Fdisabledethernet@ff550000rockchip,rk3328-gmac¦ÿUÖ@ ¡ymacirq8ªTSSU•ÞVIõstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyb  stmmacethýrmiiSÖäòoutputFokayTãúð€Óemdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22¦ªVd!default/TU€Susb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2¦ÿX ¡ªMõotg0host8JY€€@ ÇV Ìusb2-phyFokayusb@ff5c0000 generic-ehci¦ÿ\ ¡ ªNDÇWÌusbFokayusb@ff5d0000 generic-ohci¦ÿ] ¡ ªNDÇWÌusbFokaymmc@ff5f00000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc¦ÿ_@ ¡ ª@MQõbiuciuciu-driveciu-sample:EðÑ€h reset Fdisabledusb@ff600000rockchip,rk3328-dwc3snps,dwc3¦ÿ` ¡Cª`a„õref_clksuspend_clkbus_clk0host hutmi_wideq’ªÌíFokayinterrupt-controller@ff811000 arm,gic-4000@¦ÿ�ÿ� ÿ�@ ÿ�`  ¡ €crypto@ff060000rockchip,rk3328-crypto¦ÿ@ ¡ªPQ;õhclk_masterhclk_slavesclkD  crypto-rstpinctrlrockchip,rk3328-pinctrlÖ@+Egpio@ff210000rockchip,gpio-bank¦ÿ! ¡3ªÈ¤´0€kgpio@ff220000rockchip,gpio-bank¦ÿ" ¡4ªÉ¤´0€hgpio@ff230000rockchip,gpio-bank¦ÿ# ¡5ªÊ¤´0€dgpio@ff240000rockchip,gpio-bank¦ÿ$ ¡6ªË¤´0pcfg-pull-upL€Zpcfg-pull-downY€bpcfg-pull-noneh€Xpcfg-pull-none-2mahu€apcfg-pull-up-2maLupcfg-pull-up-4maLu€[pcfg-pull-none-4mahu€^pcfg-pull-down-4maYupcfg-pull-none-8mahu€\pcfg-pull-up-8maLu€]pcfg-pull-none-12mahu €_pcfg-pull-up-12maLu €`pcfg-output-high„pcfg-output-low�pcfg-input-highL›€Ypcfg-input›i2c0i2c0-xfer ¨XX€$i2c1i2c1-xfer ¨XX€%i2c2i2c2-xfer ¨ XX€&i2c3i2c3-xfer ¨XX€'i2c3-pins ¨XXhdmi_i2chdmii2c-xfer ¨XX€>pdm-0pdmm0-clk¨X€pdmm0-fsync¨Xpdmm0-sdi0¨X€pdmm0-sdi1¨X€pdmm0-sdi2¨X€pdmm0-sdi3¨X€pdmm0-clk-sleep¨Y€pdmm0-sdi0-sleep¨Y€pdmm0-sdi1-sleep¨Y€pdmm0-sdi2-sleep¨Y€pdmm0-sdi3-sleep¨Y€pdmm0-fsync-sleep¨Ytsadcotp-pin¨ X€3otp-out¨ X€4uart0uart0-xfer ¨ XZ€uart0-cts¨ X€uart0-rts¨ Xuart0-rts-pin¨ Xuart1uart1-xfer ¨XZ€ uart1-cts¨X€!uart1-rts¨X€"uart1-rts-pin¨Xuart2-0uart2m0-xfer ¨XZuart2-1uart2m1-xfer ¨XZ€#spi0-0spi0m0-clk¨Zspi0m0-cs0¨ Zspi0m0-tx¨ Zspi0m0-rx¨ Zspi0m0-cs1¨ Zspi0-1spi0m1-clk¨Zspi0m1-cs0¨Zspi0m1-tx¨Zspi0m1-rx¨Zspi0m1-cs1¨Zspi0-2spi0m2-clk¨Z€(spi0m2-cs0¨Z€+spi0m2-tx¨Z€)spi0m2-rx¨Z€*i2s1i2s1-mclk¨Xi2s1-sclk¨Xi2s1-lrckrx¨Xi2s1-lrcktx¨Xi2s1-sdi¨Xi2s1-sdo¨Xi2s1-sdio1¨Xi2s1-sdio2¨Xi2s1-sdio3¨Xi2s1-sleep�¨YYYYYYYYYi2s2-0i2s2m0-mclk¨Xi2s2m0-sclk¨Xi2s2m0-lrckrx¨Xi2s2m0-lrcktx¨Xi2s2m0-sdi¨Xi2s2m0-sdo¨Xi2s2m0-sleep`¨YYYYYYi2s2-1i2s2m1-mclk¨Xi2s2m1-sclk¨Xi2sm1-lrckrx¨Xi2s2m1-lrcktx¨Xi2s2m1-sdi¨Xi2s2m1-sdo¨Xi2s2m1-sleepP¨YYYYYspdif-0spdifm0-tx¨X€spdif-1spdifm1-tx¨Xspdif-2spdifm2-tx¨Xsdmmc0-0sdmmc0m0-pwren¨[sdmmc0m0-pin¨[sdmmc0-1sdmmc0m1-pwren¨[sdmmc0m1-pin¨[€msdmmc0sdmmc0-clk¨\€Fsdmmc0-cmd¨]€Gsdmmc0-dectn¨[€Hsdmmc0-wrprt¨[sdmmc0-bus1¨]sdmmc0-bus4@¨]]]]€Isdmmc0-pins€¨[[[[[[[[sdmmc0extsdmmc0ext-clk¨^sdmmc0ext-cmd¨[sdmmc0ext-wrprt¨[sdmmc0ext-dectn¨[sdmmc0ext-bus1¨[sdmmc0ext-bus4@¨[[[[sdmmc0ext-pins€¨[[[[[[[[sdmmc1sdmmc1-clk¨ \€Nsdmmc1-cmd¨ ]€Msdmmc1-pwren¨]sdmmc1-wrprt¨]sdmmc1-dectn¨]sdmmc1-bus1¨]sdmmc1-bus4@¨]]]]€Lsdmmc1-pins�¨ [ [[[[[[[[clk-32k-out¨X€Oemmcemmc-clk¨_€Pemmc-cmd¨`€Qemmc-pwren¨Xemmc-rstnout¨Xemmc-bus1¨`emmc-bus4@¨````emmc-bus8€¨````````€Rpwm0pwm0-pin¨Xpwm0-pin-pull-up¨Z€,pwm1pwm1-pin¨Xpwm1-pin-pull-up¨Z€-pwm2pwm2-pin¨X€.pwmirpwmir-pin¨X€/gmac-1rgmiim1-pins`¨ \ ^^\^^^ ^ ^\ \^^\\\ \^\\\\rmiim1-pins¨a_aaaa a a_ _ X XXXXXgmac2phyfephyled-speed10¨Xfephyled-duplex¨Xfephyled-rxm1¨X€Tfephyled-txm1¨Xfephyled-linkm1¨X€Utsadc_pintsadc-int¨ Xtsadc-pin¨ Xhdmi_pinhdmi-cec¨X€=hdmi-hpd¨b€?cif-0dvp-d2d9-m0À¨XXXXX X X XXXXXcif-1dvp-d2d9-m1À¨XXXXXXXXXXXXirir-int¨X€eledscyx-led-pin¨X€fsdio-pwrseqwifi-enable-h¨X€gusbhost-vbus-drv¨Xotg-vbus-drv¨X€lchosen¶serial2:1500000n8adc-keys adc-keysÂcÎbuttonsßw@ùdbutton-recovery recovery h Bhir-receivergpio-ir-receiver 2d/e!defaultleds gpio-leds/f!defaultled-0 8on 2d CYX_LEDsdio-pwrseqmmc-pwrseq-simple/g!default Fh€Kspdif-soundsimple-audio-card€SPDIFsimple-audio-card,cpu—isimple-audio-card,codec—jspdif-outlinux,spdif-dit€jregulator-vccio-1v8regulator-fixed Rvccio_1v8 aw@ yw@ ‘€regulator-vccio-3v3regulator-fixed Rvccio_3v3 a2Z  y2Z  ‘€regulator-otg-vbusregulator-fixed ¥k/l!default Rvcc_otg_vbus aLK@ yLK@ ª€Eregulator-sdmmcregulator-fixed ¥k/m!default Rvcc_sd a2Z  y2Z  ½€Jregulator-vdd-armpwm-regulator Ènˆ Rvdd_arm a~ð y\À Íú ‘ ë€regulator-vdd-logpwm-regulator Èoˆ Rvdd_log a »  yÖ  Íú ‘ ë€7 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodoperating-points-v2i-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstatussimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shift#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namespower-domainsmali-supply#iommu-cellsiommusremote-endpointphysphy-namesrockchip,grfnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsphy-supplyfifo-depthmax-frequencybus-widthcap-sd-highspeedvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedtx-fifo-depthrx-fifo-depthsnps,txpblphy-modephy-handleclock_in_outphy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statereset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpioenable-active-highvin-supplypwmsregulator-settling-time-up-usregulator-boot-on