Ð þíŒP8„ (0ƒè*sinovoip,rk3308-bpi-p2prorockchip,rk3308 + 7Banana Pi P2 Pro (RK3308) Boardaliases=/pinctrl/gpio@ff220000C/pinctrl/gpio@ff230000I/pinctrl/gpio@ff240000O/pinctrl/gpio@ff250000U/pinctrl/gpio@ff260000[/i2c@ff040000`/i2c@ff050000e/i2c@ff060000j/i2c@ff070000o/serial@ff0a0000w/serial@ff0b0000/serial@ff0c0000‡/serial@ff0d0000�/serial@ff0e0000—/spi@ff120000œ/spi@ff130000¡/spi@ff140000¦/ethernet@ff4e0000°/mmc@ff490000µ/mmc@ff480000º/mmc@ff4a0000cpus+cpu@0¿cpuarm,cortex-a35ËÏpsciÝäóZ !1BMcpu@1¿cpuarm,cortex-a35ËÏpsci !1Mcpu@2¿cpuarm,cortex-a35ËÏpsci !1M cpu@3¿cpuarm,cortex-a35ËÏpsci !1M idle-statesUpscicpu-sleeparm,idle-statebsŠx›ú«„Ml2-cachecache¼ÈMopp-table-0operating-points-v2ÖMopp-408000000áQ– è~ð~ðr`öœ@opp-600000000á#ÃF è~ð~ðr`öœ@opp-816000000á0£, è£è£èr`öœ@opp-1008000000á<Ü è*ˆ*ˆr`öœ@arm-pmuarm,cortex-a35-pmu0STUV external-mac-clock fixed-clock1úð€ Amac_clkinTM[psci arm,psci-1.0Ösmctimerarm,armv8-timer0   xin24m fixed-clockT1n6Axin24mMagrf@ff000000&rockchip,rk3308-grfsysconsimple-mfdËÿ€M;io-domains"rockchip,rk3308-io-voltage-domainaokayh v „ ’   ® reboot-modesyscon-reboot-mode¼ÃRBÃÓRBÃßRBÃëRBÃùRBà syscon@ff008000.rockchip,rk3308-usb2phy-grfsysconsimple-mfdËÿ€@+usb2phy@100rockchip,rk3308-usb2phyË ÝH.phyclk Ausb480m_phyTaokayM otg-port$CDE:otg-bvalidotg-idlinestateJaokayMBhost-port J :linestateJaokayMCsyscon@ff00b000-rockchip,rk3308-detect-grfsysconsimple-mfdËÿ°+syscon@ff00c000+rockchip,rk3308-core-grfsysconsimple-mfdËÿÀ+i2c@ff040000(rockchip,rk3308-i2crockchip,rk3399-i2cËÿÝÊ .i2cpclk  Udefaultc+ adisabledi2c@ff050000(rockchip,rk3308-i2crockchip,rk3399-i2cËÿÝË .i2cpclk  Udefaultc+ adisabledi2c@ff060000(rockchip,rk3308-i2crockchip,rk3399-i2cËÿÝÌ .i2cpclk  Udefaultc+ adisabledi2c@ff070000(rockchip,rk3308-i2crockchip,rk3399-i2cËÿÝÍ .i2cpclk Udefaultc+ adisabledwatchdog@ff080000 rockchip,rk3308-wdtsnps,dw-wdtËÿÝÖ  aokayserial@ff0a0000&rockchip,rk3308-uartsnps,dw-apb-uartËÿ  ÝÅ.baudclkapb_pclkmwUdefault c adisabledserial@ff0b0000&rockchip,rk3308-uartsnps,dw-apb-uartËÿ  ÝÆ.baudclkapb_pclkmwUdefault c adisabledserial@ff0c0000&rockchip,rk3308-uartsnps,dw-apb-uartËÿ  ÝÇ.baudclkapb_pclkmwUdefaultcaokayserial@ff0d0000&rockchip,rk3308-uartsnps,dw-apb-uartËÿ  ÝÈ.baudclkapb_pclkmwUdefaultc adisabledserial@ff0e0000&rockchip,rk3308-uartsnps,dw-apb-uartËÿ ÝÉ.baudclkapb_pclkmwUdefault caokay„bluetoothbrcm,bcm4345c5Ý.lpo   :host-wakeup ”  ¨ ·ã`Udefault c Á Í spi@ff120000(rockchip,rk3308-spirockchip,rk3066-spiËÿ +ÝÏ.spiclkapb_pclkÚ!!ßtxrxUdefaultc"#$% adisabledspi@ff130000(rockchip,rk3308-spirockchip,rk3066-spiËÿ +ÝÐ.spiclkapb_pclkÚ!!ßtxrxUdefaultc&'() adisabledspi@ff140000(rockchip,rk3308-spirockchip,rk3066-spiËÿ +ÝÑ.spiclkapb_pclkÚ**ßtxrxUdefaultc+,-. adisabledpwm@ff160000(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿÝyè .pwmpclkUdefaultc/é adisabledpwm@ff160010(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿÝyè .pwmpclkUdefaultc0é adisabledpwm@ff160020(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿ Ýyè .pwmpclkUdefaultc1é adisabledpwm@ff160030(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿ0Ýyè .pwmpclkUdefaultc2é adisabledpwm@ff170000(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿÝxç .pwmpclkUdefaultc3é adisabledpwm@ff170010(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿÝxç .pwmpclkUdefaultc4é adisabledpwm@ff170020(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿ Ýxç .pwmpclkUdefaultc5é adisabledpwm@ff170030(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿ0Ýxç .pwmpclkUdefaultc6é adisabledpwm@ff180000(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿÝÎ .pwmpclkUdefaultc7éaokayMtpwm@ff180010(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿÝÎ .pwmpclkUdefaultc8é adisabledpwm@ff180020(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿ ÝÎ .pwmpclkUdefaultc9é adisabledpwm@ff180030(rockchip,rk3308-pwmrockchip,rk3328-pwmËÿ0ÝÎ .pwmpclkUdefaultc:é adisabledrktimer@ff1a0000rockchip,rk3288-timerËÿ  ÝÔ .pclktimersaradc@ff1e0000.rockchip,rk3308-saradcrockchip,rk3399-saradcËÿ %Ý%Ò.saradcapb_pclkôF  saradc-apbaokay Mnefuse@ff210000rockchip,rk3308-otpËÿ!@+Ý'Õå.otpapb_pclkphyT phyid@7Ëcpu-leakage@17Ëlogic-leakage@18Ëdma-controller@ff2c0000arm,pl330arm,primecellËÿ,@%ÝŠ .apb_pclk<M!dma-controller@ff2d0000arm,pl330arm,primecellËÿ-@%Ý‹ .apb_pclk<M*i2s@ff320000rockchip,rk3308-i2s-tdmËÿ2 2.mclk_txmclk_rxhclkÝTV¦Ú**ßrxtx��  tx-mrx-mG;aokayTportMoendpointei2spx<Mbi2s@ff330000rockchip,rk3308-i2s-tdmËÿ3 3.mclk_txmclk_rxhclkÝXZ§Ú*ßrx’“  tx-mrx-mG; adisabledi2s@ff350000(rockchip,rk3308-i2srockchip,rk3066-i2sËÿ5 4Ý\¨.i2s_clki2s_hclkÚ** ßtxrx•” reset-mreset-hUdefaultc=>?@ adisabledi2s@ff360000(rockchip,rk3308-i2srockchip,rk3066-i2sËÿ6 5Ý^©.i2s_clki2s_hclkÚ* ßrx—– reset-mreset-h adisabledspdif-tx@ff3a0000,rockchip,rk3308-spdifrockchip,rk3066-spdifËÿ: 7Ýb¢ .mclkhclkÚ* ßtxUdefaultcA adisabledusb@ff4000002rockchip,rk3308-usbrockchip,rk3066-usbsnps,dwc2Ëÿ@ BÝž.otg ˆperipheral�¢±€€@ ÀB Åusb2-phyaokayusb@ff440000 generic-ehciËÿD GÝŸ  ÀCÅusbaokayusb@ff450000 generic-ohciËÿE HÝŸ  ÀCÅusbaokaymmc@ff4800000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshcËÿH@ LÏ Ýš012.biuciuciu-driveciu-sampleÙäðÑ€UdefaultcDEFGaokayò mmc@ff4900000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshcËÿI@ MÏ Ýœ:;<.biuciuciu-driveciu-sampleÙäðÑ€aokayò,;AIUdefaultcHIJKmmc@ff4a00000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshcËÿJ@ NÏ Ý›567.biuciuciu-driveciu-sampleÙäðÑ€Udefault cLMNaokay+WdzO…;IŒwifi@1%brcm,bcm43456-fmacbrcm,bcm4329-fmacË P :host-wakeUdefaultcQnand-controller@ff4b0000(rockchip,rk3308-nfcrockchip,rv1108-nfcËÿK@ QÝ™-.ahbnfc-šðÑ€cRSTUVWXUdefault adisabledethernet@ff4e0000rockchip,rk3308-gmacËÿN @:macirq@Ý@BBA@†ÃC[.stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed¯rmiiUdefaultcYZ}  stmmacethG;aokay@[¸inputÅ\Ð mdio+snps,dwmac-mdioethernet-phy@1ethernet-phy-ieee802.3-c22ËUdefaultc]ÛÃPëÃP ýPM\spi@ff4c0000 rockchip,sfcËÿL@ RÝ=�.clk_sfchclk_sfc c^_`Udefault adisabledclock-controller@ff500000rockchip,rk3308-cruËÿPÝa.xin24mG;T š€Mcodec@ff560000rockchip,rk3308-codecËÿVG;.mclk_txmclk_rxhclkÝUWÄ codec™TaokayportendpointxbM<interrupt-controller@ff580000 arm,gic-400@ËÿXÿX ÿX@ ÿX`   'Msram@fff80000 mmio-sramËÿø<ÿø+ddr-sram@0Ë€vad-sram@8000Ë€€pinctrlrockchip,rk3308-pinctrlG;+<Udefaultccgpio@ff220000rockchip,gpio-bankËÿ" (Ý×CS'MPgpio@ff230000rockchip,gpio-bankËÿ# )ÝØCS'gpio@ff240000rockchip,gpio-bankËÿ$ *ÝÙCS'gpio@ff250000rockchip,gpio-bankËÿ% +ÝÚCS'gpio@ff260000rockchip,gpio-bankËÿ& ,ÝÛCS'Mpcfg-pull-up_Mmpcfg-pull-downlMjpcfg-pull-none{Mfpcfg-pull-none-2ma{ˆpcfg-pull-up-2ma_ˆpcfg-pull-up-4ma_ˆMlpcfg-pull-none-4ma{ˆMkpcfg-pull-down-4malˆpcfg-pull-none-8ma{ˆMdpcfg-pull-up-8ma_ˆMepcfg-pull-none-12ma{ˆ Mhpcfg-pull-up-12ma_ˆ Mgpcfg-pull-none-smt{—Mipcfg-output-high¬pcfg-output-low¸pcfg-input-high_Ãpcfg-inputÃemmcemmc-clkÐ dMIemmc-cmdÐeMJemmc-pwrenÐ fMKemmc-rstnÐ femmc-bus1Ðeemmc-bus4@Ðeeeeemmc-bus8€ÐeeeeeeeeMHflashflash-csn0Ð fMUflash-rdyÐ fMWflash-aleÐ fMRflash-cleÐ fMTflash-wrnÐfMXflash-rdnÐ fMVflash-bus8€ÐggggggggMSsfcsfc-bus4@ÐffffM`sfc-bus2 Ðffsfc-cs0ÐfM_sfc-clkÐfM^gmacrmii-pins�Ðhhhfffff fMYmac-refclk-12maÐ hMZmac-refclkÐ fmac-rstÐfM]gmac-m1rmiim1-pins�Ðhhhfffff fmacm1-refclk-12maÐ hmacm1-refclkÐ fi2c0i2c0-xfer ÐiiMi2c1i2c1-xfer Ð i iMi2c2i2c2-xfer ÐiiMi2c3-m0i2c3m0-xfer ÐiiMi2c3-m1i2c3m1-xfer Ð i ii2c3-m2i2c3m2-xfer Ðiii2s_2ch_0i2s-2ch-0-mclkÐ fi2s-2ch-0-sclkÐ fM=i2s-2ch-0-lrckÐfM>i2s-2ch-0-sdoÐfM@i2s-2ch-0-sdiÐfM?i2s_8ch_0i2s-8ch-0-mclkÐfi2s-8ch-0-sclktxÐfi2s-8ch-0-sclkrxÐfi2s-8ch-0-lrcktxÐfi2s-8ch-0-lrckrxÐfi2s-8ch-0-sdo0Ð fi2s-8ch-0-sdo1Ð fi2s-8ch-0-sdo2Ð fi2s-8ch-0-sdo3Ð fi2s-8ch-0-sdi0Ð fi2s-8ch-0-sdi1Ðfi2s-8ch-0-sdi2Ðfi2s-8ch-0-sdi3Ðfi2s_8ch_1_m0i2s-8ch-1-m0-mclkÐfi2s-8ch-1-m0-sclktxÐfi2s-8ch-1-m0-sclkrxÐfi2s-8ch-1-m0-lrcktxÐfi2s-8ch-1-m0-lrckrxÐfi2s-8ch-1-m0-sdo0Ðfi2s-8ch-1-m0-sdo1-sdi3Ðfi2s-8ch-1-m0-sdo2-sdi2Ð fi2s-8ch-1-m0-sdo3_sdi1Ð fi2s-8ch-1-m0-sdi0Ð fi2s_8ch_1_m1i2s-8ch-1-m1-mclkÐ fi2s-8ch-1-m1-sclktxÐ fi2s-8ch-1-m1-sclkrxÐfi2s-8ch-1-m1-lrcktxÐfi2s-8ch-1-m1-lrckrxÐfi2s-8ch-1-m1-sdo0Ðfi2s-8ch-1-m1-sdo1-sdi3Ðfi2s-8ch-1-m1-sdo2-sdi2Ðfi2s-8ch-1-m1-sdo3_sdi1Ðfi2s-8ch-1-m1-sdi0Ðfpdm_m0pdm-m0-clkÐfpdm-m0-sdi0Ð fpdm-m0-sdi1Ð fpdm-m0-sdi2Ð fpdm-m0-sdi3Ðfpdm_m1pdm-m1-clkÐfpdm-m1-sdi0Ðfpdm-m1-sdi1Ðfpdm-m1-sdi2Ðfpdm-m1-sdi3Ðfpdm_m2pdm-m2-clkmÐfpdm-m2-clkÐfpdm-m2-sdi0Ð fpdm-m2-sdi1Ðfpdm-m2-sdi2Ðfpdm-m2-sdi3Ðfpwm0pwm0-pinÐ fpwm0-pin-pull-downÐ jM7pwm1pwm1-pinÐfM8pwm1-pin-pull-downÐjpwm2pwm2-pinÐfM9pwm2-pin-pull-downÐjpwm3pwm3-pinÐfM:pwm3-pin-pull-downÐjpwm4pwm4-pinÐfM3pwm4-pin-pull-downÐjpwm5pwm5-pinÐfM4pwm5-pin-pull-downÐjpwm6pwm6-pinÐfM5pwm6-pin-pull-downÐjpwm7pwm7-pinÐfM6pwm7-pin-pull-downÐjpwm8pwm8-pinÐ fM/pwm8-pin-pull-downÐ jpwm9pwm9-pinÐ fM0pwm9-pin-pull-downÐ jpwm10pwm10-pinÐ fM1pwm10-pin-pull-downÐ jpwm11pwm11-pinÐfM2pwm11-pin-pull-downÐjrtcrtc-32kÐfMcsdmmcsdmmc-clkÐkMDsdmmc-cmdÐlMEsdmmc-detÐlMFsdmmc-pwrenÐksdmmc-bus1Ðlsdmmc-bus4@ÐllllMGsdiosdio-clkÐdMNsdio-cmdÐeMMsdio-pwrenÐdsdio-wrptÐdsdio-intnÐdsdio-bus1Ðesdio-bus4@ÐeeeeMLspdif_inspdif-inÐfspdif_outspdif-outÐfMAspi0spi0-clkÐlM"spi0-csn0ÐlM#spi0-misoÐlM$spi0-mosiÐlM%spi1spi1-clkÐ lM&spi1-csn0Ð lM'spi1-misoÐ lM(spi1-mosiÐ lM)spi1-m1spi1m1-misoÐlspi1m1-mosiÐlspi1m1-clkÐlspi1m1-csn0Ð lspi2spi2-clkÐlM+spi2-csn0ÐlM,spi2-misoÐlM-spi2-mosiÐlM.tsadctsadc-otp-pinÐ ftsadc-otp-outÐ fuart0uart0-xfer ÐmmMuart0-ctsÐfMuart0-rtsÐfMuart0-rts-pinÐfuart1uart1-xfer ÐmmMuart1-ctsÐfMuart1-rtsÐfMuart2-m0uart2m0-xfer ÐmmMuart2-m1uart2m1-xfer Ðmmuart3uart3-xfer Ð m mMuart3-m1uart3m1-xfer Ðmmuart4uart4-xfer Ð mmMuart4-ctsÐfMuart4-rtsÐfMuart4-rts-pinÐfbtbt-reg-onÐ fMbt-wake-hostÐ fMhost-wake-btÐ fM ledsled-en0ÐfMqled-en1ÐfMrsoundphone-ctlÐfMpwifiwifi-reg-onÐfMuwifi-wake-hostÐjMQchosenÞserial2:1500000n8adc-keys adc-keysênöbuttonsw@!dbutton-recovery /Recovery5h@'analog-soundaudio-graph-card/rockchip,rk3308ZoUdefaultcpleds gpio-ledsUdefaultcqrblue-led_eonspower ¢P /blue:power |default-ongreen-led_eon sheartbeat ¢P/green:heartbeat |heartbeatregulator-1v04-vdd-logregulator-fixed’vdd_log¡µÇÞ€ßÞ€÷sregulator-1v5-vcc-ddrregulator-fixed’vcc_ddr¡µÇã`ßã`÷sregulator-1v8-vccregulator-fixed’vcc_1v8¡µÇw@ßw@÷ M regulator-3v3-vcc-ioregulator-fixed’vcc_io¡µÇ2Z ß2Z ÷sM regulator-5v0-vcc-inregulator-fixed’vcc_in¡µÇLK@ßLK@Msregulator-vdd-corepwm-regulatortˆs ’vdd_core¡µÇ žxßr`úMsdio-pwrseqmmc-pwrseq-simplecuUdefault ýPMO compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4spi0spi1spi2ethernet0mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellsdynamic-power-coefficientoperating-points-v2cpu-idle-statesnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsstatusvccio0-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyoffsetmode-bootloadermode-loadermode-normalmode-recoverymode-fastbootassigned-clocksassigned-clock-parentsclock-namesinterrupt-names#phy-cellspinctrl-namespinctrl-0reg-shiftreg-io-widthuart-has-rtsctsdevice-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-names#pwm-cells#io-channel-cellsresetsreset-namesvref-supplyarm,pl330-periph-burst#dma-cellsrockchip,grf#sound-dai-cellsdai-formatmclk-fsremote-endpointdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplymmc-hs200-1_8vno-sdno-sdionon-removablecap-sdio-irqkeep-power-in-suspendmmc-pwrseqno-mmcsd-uhs-sdr104assigned-clock-ratesphy-modeclock_in_outphy-handlephy-supplyreset-assert-usreset-deassert-usreset-gpios#reset-cells#interrupt-cellsinterrupt-controllerrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltdaiscolordefault-statefunctionlinux,default-triggerregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplypwmspwm-supplyregulator-settling-time-up-us