Ð þíºU8±( =°à>tsd,px30-pp1516-ltk050h3146w-a2tsd,px30-pp1516rockchip,px30 +77Theobroma Systems PP-1516 with LTK050H3146W-A2 Displayaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/mmc@ff390000cpus+cpu@0�cpuarm,cortex-a35œ psci®µÄÔZî cpu@1�cpuarm,cortex-a35œ psci®µÄÔZî cpu@2�cpuarm,cortex-a35œ psci®µÄÔZî cpu@3�cpuarm,cortex-a35œ psci®µÄÔZî idle-statespscicpu-sleeparm,idle-state"3Jx[úk„ cluster-sleeparm,idle-state"3J�[ôkÐ opp-table-0operating-points-v2| opp-600000000‡#ÃF Ž~ð~ð™pœœ@­opp-816000000‡0£, Ž��™pœœ@opp-1008000000‡<Ü ŽíØíØ™pœœ@opp-1200000000‡G†Œ ŽÖ Ö ™pœœ@opp-1296000000‡M?d Ž™p™p™pœœ@arm-pmuarm,cortex-a35-pmu0¹defgÄ display-subsystemrockchip,display-subsystem× Ýokayexternal-gmac-clock fixed-clockäúð€ ôgmac_clkinpsci arm,psci-1.0§smctimerarm,armv8-timer0¹   thermal-zonessoc-thermal*è8îJ tripstrip-point-0ZpfЗpassivetrip-point-1ZLfЗpassive soc-critZÁ8fÐ —criticalcooling-mapsmap0q vÿÿÿÿÿÿÿÿ…gpu-thermald*èJ tripsgpu-thresholdZpfЗpassivegpu-targetZLfЗpassive gpu-critZÁ8fÐ —criticalcooling-mapsmap0q vÿÿÿÿÿÿÿÿxin24m fixed-clockän6ôxin24m ypower-management@ff000000$rockchip,px30-pmusysconsimple-mfdœÿpower-controllerrockchip,px30-power-controller’+ {power-domain@5œ®<¦’power-domain@7œ®÷;¦’power-domain@9œ  ®²C@?¦’power-domain@10œ @®þÿ978:¦’power-domain@11œ ®¯ôK¦’power-domain@12œ X®·µ¶–—ýûüD56¦’power-domain@13œ (®³´ùú3¦ !"#’power-domain@14œ®I¦$’syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfdœÿ ¨io-domains$rockchip,px30-pmu-io-voltage-domainÝokay­%»%reboot-modesyscon-reboot-modeÉÐRBÃàRBà îRBÃúRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uartœÿ ¹®&&baudclkapb_pclk ''%txrx/9Fdefault T()* Ýdisabledi2s@ff060000rockchip,px30-i2s-tdmœÿ ¹ ®mclk_txmclk_rxhclk ''%txrx^+k„¿ rtx-mrx-mFdefault0T,-./01234567~ Ýdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2sœÿ ¹ ®i2s_clki2s_hclk ''%txrxFdefaultT89:;~ Ýdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2sœÿ ¹®i2s_clki2s_hclk ''%txrxFdefaultT<=>?~ Ýdisabledinterrupt-controller@ff131000 arm,gic-400� @œÿÿ ÿ@ ÿ`  ¹  syscon@ff140000$rockchip,px30-grfsysconsimple-mfdœÿ +io-domains rockchip,px30-io-voltage-domainÝokayµ@ÃAÑBß%í%ûClvdsrockchip,px30-lvds Ddphy^+lvds Ýdisabledports+port@0œ+endpoint@0œ(E ¡endpoint@1œ(F ¤port@1œserial@ff158000$rockchip,px30-uartsnps,dw-apb-uartœÿ€ ¹®Ibaudclkapb_pclk ''%txrx/9Fdefault TGHI Ýdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uartœÿ ¹®Jbaudclkapb_pclk ''%txrx/9FdefaultTJ Ýdisabledserial@ff168000$rockchip,px30-uartsnps,dw-apb-uartœÿ€ ¹®Kbaudclkapb_pclk ''%txrx/9Fdefault TKLM Ýdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uartœÿ ¹®Lbaudclkapb_pclk '' %txrx/9Fdefault TNOP Ýdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uartœÿ€ ¹®Mbaudclkapb_pclk ' ' %txrx/9FdefaultTQÝokayi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2cœÿ®N i2cpclk ¹FdefaultTR+Ýokaytouchscreen@14 goodix,gt911œ8S T¹ FTFdefaultTUV PT \%pmic@20rockchip,rk809œ ôxin32k T¹FdefaultTWi��X›X§X³X¿%Ë%×%ãXregulatorsDCDC_REG1ïvdd_logþ$~ð<™pTq —regulator-state-memi�~ðDCDC_REG2ïvdd_armþ$~ð<™pTq regulator-state-mem��~ðDCDC_REG3ïvcc_ddrþregulator-state-memiDCDC_REG4 ïvcc_3v0_1v8þ$-ÆÀ<-ÆÀ Cregulator-state-memi�-ÆÀDCDC_REG5ïvcc_3v3þ$2Z <2Z  %regulator-state-memi�2Z LDO_REG2ïvcc_1v8þ$w@<w@ Bregulator-state-memi�w@LDO_REG3ïvcc_1v0þ$B@<B@regulator-state-memi�B@LDO_REG4ïvcc_2v8þ$*¹€<*¹€ Sregulator-state-mem��*¹€LDO_REG5 ïvccio_sdþ$-ÆÀ<-ÆÀ Aregulator-state-memi�-ÆÀLDO_REG6 ïvcc_sdioþ$w@<w@ @regulator-state-memi�w@LDO_REG7ïvcc_lcdþ$B@<B@regulator-state-mem��B@LDO_REG8 ïvcc_1v8_lcdþ$w@<w@regulator-state-memi�w@LDO_REG9 ïvcca_1v8þ$w@<w@regulator-state-mem��w@i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2cœÿ®O i2cpclk ¹FdefaultTY+Ýokay䆠i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2cœÿ®P i2cpclk ¹ FdefaultTZ+Ýokayä€focus@cdongwoon,dw9714œ ¶[ aaccel@15memsic,mxc4005œ \¹ FdefaultT]camera@36 ovti,ov5675œ6®4Á4Ñ$øæ^ò_þ` aFdefaultTbc P\"portendpoint(d+6Òt€ §i2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2cœÿ® Q i2cpclk ¹ FdefaultTe+ Ýdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spiœÿ ¹®$Uspiclkapb_pclk ' ' %txrxGFdefaultTfghi+ Ýdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spiœÿ€ ¹®%Vspiclkapb_pclk ''%txrxGFdefaultTjklmn+ Ýdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdtœÿ®[ ¹%Ýokaypwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwmœÿ ®"S pwmpclkFdefaultToNÝokay ³pwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwmœÿ ®"S pwmpclkFdefaultTpNÝokay ´pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwmœÿ ®"S pwmpclkFdefaultTqN Ýdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwmœÿ 0®"S pwmpclkFdefaultTrN Ýdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwmœÿ €®#T pwmpclkFdefaultTsN Ýdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwmœÿ €®#T pwmpclkFdefaultTtN Ýdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwmœÿ € ®#T pwmpclkFdefaultTuN Ýdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwmœÿ €0®#T pwmpclkFdefaultTvN Ýdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timerœÿ! ¹®Y& pclktimerdma-controller@ff240000arm,pl330arm,primecellœÿ$@¹Y®» apb_pclkp 'tsadc@ff280000rockchip,px30-tsadcœÿ( ¹$Á,ÑÃP®,Xtsadcapb_pclkk¨ rtsadc-apb^+{ÔÀFinitdefaultsleepTw’xœw¦Ýokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradcœÿ(€ ¹T¼®-Wsaradcapb_pclkk¥ rsaradc-apbÝokayÎBnvmem@ff290000rockchip,px30-otpœÿ)@®/Zaotpapb_pclkphyk´rphy+id@7œcpu-leakage@17œperformance@1eœÚclock-controller@ff2b0000rockchip,px30-cruœÿ+ ®y& xin24mgpll^+ß8Á«°ðõ@IÑFÏq ë ëÂðÑ€ðÑ€õá ë clock-controller@ff2bc000rockchip,px30-pmucruœÿ+À®yxin24m^+ßÁ&&& ÑG†Œõጺ€ &syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfdœÿ,+usb2phy@100rockchip,px30-usb2phyœ ®& phyclkÁìz ôusb480m_phyÝokay zhost-port ¹D linestateÝokay }otg-port$¹BA@otg-bvalidotg-idlinestateÝokay |phy@ff2e0000rockchip,px30-dsi-dphyœÿ.®& E refpclkk>rapb{ Ýokay Dphy@ff2f0000rockchip,px30-csi-dphyœÿ/@®Fpclk{ k/rapb^+Ýokay ¦usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2œÿ0 ¹>®otg ,peripheral4FU€€@  | usb2-phy{Ýokayusb@ff340000 generic-ehciœÿ4 ¹<® }usb{Ýokayusb@ff350000 generic-ohciœÿ5 ¹=® }usb{Ýokayethernet@ff360000rockchip,px30-gmacœÿ6 ¹+macirq@®>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed^+drmiiFdefaultT~{ k^ rstmmaceth Ýdisabledmdiosnps,dwmac-mdio+mmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcœÿ7@ ¹6 ®÷;CDbiuciuciu-driveciu-samplemw‚ðÑ€FdefaultT€�‚ƒ{ Ýdisabledmmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcœÿ8@ ¹7 ®ÿ8EFbiuciuciu-driveciu-samplemw‚ðÑ€Fdefault T„…†{  Ýdisabledmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshcœÿ9@ ¹5 ®9GHbiuciuciu-driveciu-samplemw‚ðÑ€Fdefault T‡ˆ‰{ Ýokay�¢Š­»%ÇCspi@ff3a0000 rockchip,sfcœÿ:@ ¹8®:clk_sfchclk_sfc T‹Œ�Fdefault{  Ýdisablednand-controller@ff3b0000rockchip,px30-nfcœÿ;@ ¹9®þ7ahbnfcÁ7ÑðÑ€Fdefault TŽ��‘’“”•{  Ýdisabledopp-table-1operating-points-v2 –opp-200000000‡ ëÂŽ~ðopp-300000000‡á£Žà˜opp-400000000‡ׄŽ�opp-480000000‡œ8Ž*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrostœÿ@@$¹/.- jobmmugpu®Iµ{î–ÝokayÔ— video-codec@ff442000rockchip,px30-vpuœÿD ¹PO vepuvdpu®¯ô aclkhclkà˜{ iommu@ff442800rockchip,iommuœÿD( ¹Q®¯ô aclkifaceç{  ˜dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsiœÿE ¹K®Dpclk Ddphy{ k=rapb^+Ýokay+ports+port@0œ+endpoint@0œ(™  endpoint@1œ(š £port@1œendpoint(› žpanel@0leadtek,ltk050h3146w-a2œôœþBFdefaultT� PT  Sportendpoint(ž ›vop@ff460000rockchip,px30-vop-bigœÿFü ¹M®µ–ûaclk_vopdclk_vophclk_vopk345 raxiahbdclkàŸ{ Ýokayport+ endpoint@0œ(  ™endpoint@1œ(¡ Eiommu@ff460f00rockchip,iommuœÿF ¹M®µû aclkiface{ çÝokay Ÿvop@ff470000rockchip,px30-vop-litœÿGü ¹N®¶—üaclk_vopdclk_vophclk_vopk789 raxiahbdclkà¢{  Ýdisabledport+ endpoint@0œ(£ šendpoint@1œ(¤ Fiommu@ff470f00rockchip,iommuœÿG ¹N®¶ü aclkiface{ ç Ýdisabled ¢video-capture@ff490000rockchip,px30-vipœÿI ¹E®³ù`aclkhclkpclk{ k,-.raxiahbpclkin Ýdisabledisp@ff4a0000rockchip,px30-cif-ispœÿJ€$¹FIJ ispmimipi ®3´ú_ispaclkhclkpclkॠ¦dphy{ Ýokayports+port@0œendpoint+(§ diommu@ff4a8000rockchip,iommuœÿJ€ ¹F®´ú aclkiface{ çÝokay ¥qos@ff518000rockchip,px30-qossysconœÿQ€  qos@ff520000rockchip,px30-qossysconœÿR  $qos@ff52c000rockchip,px30-qossysconœÿRÀ  qos@ff538000rockchip,px30-qossysconœÿS€  qos@ff538080rockchip,px30-qossysconœÿS€€  qos@ff538100rockchip,px30-qossysconœÿS�  qos@ff538180rockchip,px30-qossysconœÿS�€  qos@ff540000rockchip,px30-qossysconœÿT  qos@ff540080rockchip,px30-qossysconœÿT€  qos@ff548000rockchip,px30-qossysconœÿT€  qos@ff548080rockchip,px30-qossysconœÿT€€  qos@ff548100rockchip,px30-qossysconœÿT�  !qos@ff548180rockchip,px30-qossysconœÿT�€  "qos@ff548200rockchip,px30-qossysconœÿT‚  #qos@ff550000rockchip,px30-qossysconœÿU  qos@ff550080rockchip,px30-qossysconœÿU€  qos@ff550100rockchip,px30-qossysconœÿU  qos@ff550180rockchip,px30-qossysconœÿU€  qos@ff558000rockchip,px30-qossysconœÿU€  qos@ff558080rockchip,px30-qossysconœÿU€€  pinctrlrockchip,px30-pinctrl^+1¨+>gpio@ff040000rockchip,gpio-bankœÿ ¹®&EU � Tgpio@ff250000rockchip,gpio-bankœÿ% ¹®\EU � ¶gpio@ff260000rockchip,gpio-bankœÿ& ¹®]EU � \gpio@ff270000rockchip,gpio-bankœÿ' ¹®^EU � ¹pcfg-pull-upa «pcfg-pull-downn ²pcfg-pull-none} ªpcfg-pull-none-2ma}Špcfg-pull-up-2maaŠpcfg-pull-up-4maaŠ ¬pcfg-pull-none-4ma}Špcfg-pull-down-4manŠpcfg-pull-none-8ma}Š ¯pcfg-pull-up-8maaŠ ­pcfg-pull-none-12ma}Š  ±pcfg-pull-up-12maaŠ  °pcfg-pull-none-smt}™ ©pcfg-output-high®pcfg-output-lowºpcfg-input-highaÅ ®pcfg-inputÅi2c0i2c0-xfer Ò© © Ri2c1i2c1-xfer Ò©© Yi2c2i2c2-xfer Ò©© Zi2c3i2c3-xfer Ò © © etsadctsadc-otp-pinÒª wtsadc-otp-outÒª xuart0uart0-xfer Ò « « (uart0-ctsÒ ª )uart0-rtsÒ ª *uart1uart1-xfer Ò«« Guart1-ctsÒª Huart1-rtsÒª Iuart2-m0uart2m0-xfer Ò«« Juart2-m1uart2m1-xfer Ò ««uart3-m0uart3m0-xfer Ò««uart3m0-ctsÒªuart3m0-rtsÒªuart3-m1uart3m1-xfer Ò«« Kuart3m1-ctsÒ ª Luart3m1-rtsÒ ª Muart4uart4-xfer Ò«« Nuart4-ctsÒª Ouart4-rtsÒª Puart5uart5-xfer Ò«« Quart5-ctsÒªuart5-rtsÒªspi0spi0-clkÒ¬ fspi0-csnÒ¬ gspi0-misoÒ ¬ hspi0-mosiÒ ¬ ispi0-clk-hsÒ­spi0-miso-hsÒ ­spi0-mosi-hsÒ ­spi1spi1-clkÒ¬ jspi1-csn0Ò ¬ kspi1-csn1Ò ¬ lspi1-misoÒ¬ mspi1-mosiÒ ¬ nspi1-clk-hsÒ­spi1-miso-hsÒ­spi1-mosi-hsÒ ­pdmpdm-clk0m0Òªpdm-clk0m1Òªpdm-clk1Òªpdm-sdi0m0Òªpdm-sdi0m1Òªpdm-sdi1Òªpdm-sdi2Òªpdm-sdi3Òªpdm-clk0m0-sleepÒ®pdm-clk0m1-sleepÒ®pdm-clk1-sleepÒ®pdm-sdi0m0-sleepÒ®pdm-sdi0m1-sleepÒ®pdm-sdi1-sleepÒ®pdm-sdi2-sleepÒ®pdm-sdi3-sleepÒ®i2s0i2s0-8ch-mclkÒªi2s0-8ch-sclktxÒª ,i2s0-8ch-sclkrxÒ ª -i2s0-8ch-lrcktxÒª .i2s0-8ch-lrckrxÒ ª /i2s0-8ch-sdo0Òª 0i2s0-8ch-sdo1Òª 2i2s0-8ch-sdo2Òª 4i2s0-8ch-sdo3Òª 6i2s0-8ch-sdi0Òª 1i2s0-8ch-sdi1Ò ª 3i2s0-8ch-sdi2Ò ª 5i2s0-8ch-sdi3Òª 7i2s1i2s1-2ch-mclkÒªi2s1-2ch-sclkÒª 8i2s1-2ch-lrckÒª 9i2s1-2ch-sdiÒª :i2s1-2ch-sdoÒª ;i2s2i2s2-2ch-mclkÒªi2s2-2ch-sclkÒª <i2s2-2ch-lrckÒª =i2s2-2ch-sdiÒª >i2s2-2ch-sdoÒª ?sdmmcsdmmc-clkÒ¯ €sdmmc-cmdÒ­ �sdmmc-detÒ­ ‚sdmmc-bus1Ò­sdmmc-bus4@Ò­­­­ ƒsdiosdio-clkÒª †sdio-cmdÒ« …sdio-bus4@Ò«««« „emmcemmc-clkÒ ¯ ‡emmc-cmdÒ ­ ˆemmc-rstnoutÒ ªemmc-bus1Ò­emmc-bus4@Ò­­­­emmc-bus8€Ò­­­­­­­­ ‰emmc-resetÒ ª µflashflash-cs0Òª ‘flash-rdyÒ ª “flash-dqsÒ ª •flash-aleÒ ª Žflash-cleÒ ª �flash-wrnÒ ª ”flash-cslÒªflash-rdnÒª ’flash-bus8€Ò°°°°°°°° �sfcsfc-bus4@Òªªªª �sfc-bus2 Òªªsfc-cs0Òª Œsfc-clkÒ ª ‹lcdclcdc-rgb-dclk-pinÒ±lcdc-rgb-m0-hsync-pinÒ±lcdc-rgb-m0-vsync-pinÒ±lcdc-rgb-m0-den-pinÒ±lcdc-rgb888-m0-data-pins€Ò¯¯¯¯ ¯ ¯ ¯¯¯¯ ¯ ¯¯¯¯¯¯¯¯¯¯¯¯¯lcdc-rgb666-m0-data-pins Ò¯¯¯¯ ¯ ¯ ¯¯¯¯ ¯ ¯¯¯¯¯¯¯lcdc-rgb565-m0-data-pinsÒ¯¯¯¯ ¯ ¯ ¯¯¯¯ ¯ ¯¯¯¯¯lcdc-rgb888-m1-data-pinsÒ¯¯ ¯ ¯ ¯¯¯¯¯¯¯¯¯¯¯¯¯lcdc-rgb666-m1-data-pins°Ò¯¯ ¯ ¯ ¯¯¯¯¯¯¯lcdc-rgb565-m1-data-pins�Ò¯¯ ¯ ¯ ¯¯¯¯¯pwm0pwm0-pinÒª opwm1pwm1-pinÒª ppwm2pwm2-pinÒ ª qpwm3pwm3-pinÒª rpwm4pwm4-pinÒª spwm5pwm5-pinÒª tpwm6pwm6-pinÒª upwm7pwm7-pinÒª vgmacrmii-pins�Ò±±±ªªªªª ª ~mac-refclk-12maÒ ± mac-refclkÒ ªcif-m0cif-clkout-m0Ò ª bdvp-d2d9-m0ÀÒªªªªªªªªª ª ª ªdvp-d0d1-m0 Ò ªªd10-d11-m0 Òªªcif-m1cif-clkout-m1Òªdvp-d2d9-m1ÀÒªªªª ª ªªªªªªªdvp-d0d1-m1 Òªªd10-d11-m1 Òªªispisp-prelightÒªaccelaccel-intÒ ª ]cameracam-afvdd-enÒ ª ½cam-avdd-enÒª ºcam-dovdd-enÒª »cam-dvdd-enÒª ¼cam-pwdnÒª cledsdebug-led-pinÒª ·heartbeat-led-pinÒª ¸paneldsp-rstÒ ² �tch-intÒª Utch-rstÒ ª Vpmicpmic-intÒ« Wchosenàserial5:115200n8backlightpwm-backlightìXù³a¨ œbeeper pwm-beeperù´èemmc-pwrseqmmc-pwrseq-emmcTµFdefault P¶  Šgpio-leds gpio-ledsFdefaultT·¸led-0þdebug J¹ noneled-1 þheartbeat JT heartbeatregulator-vccsysregulator-fixed ïvcc5v0_sysþ$LK@<LK@ Xregulator-vcc-cam-avddregulator-fixed ïvcc_cam_avdd ¹FdefaultTº$*¹€<*¹€ S ^regulator-vcc-cam-dovddregulator-fixedïvcc_cam_dovdd ¹FdefaultT»$w@<w@ B `regulator-vcc-cam-dvddregulator-fixed ïvcc_cam_dvdd ¹ *FdefaultT¼$O€<O€ % _regulator-vcc-lens-afvddregulator-fixedïvcc_lens_afvdd ¹ FdefaultT½$*¹€<*¹€ S [ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointAVDD28-supplyirq-gpiosreset-gpiosVDDIO-supplysystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendvcc-supplyassigned-clocksassigned-clock-ratesavdd-supplydvdd-supplydovdd-supplylens-focusorientationrotationdata-laneslink-frequenciesnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-mmc-highspeedmmc-pwrseqnon-removablevmmc-supplyvqmmc-supplymali-supplyiommus#iommu-cellsbacklightiovcc-supplyvci-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathpower-supplypwmslabellinux,default-triggergpiovin-supplyenable-active-high