Ð þíµ­8«¤( «l=firefly,px30-jd4-core-mbfirefly,px30-jd4-corerockchip,px30 +/7Firefly Core-PX30-JD4 on MB-JD4-PX30 baseboardaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/ethernet@ff360000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë  ñdisabledexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ tripsgpu-thresholdnpzЫpassivegpu-targetnLzЫpassive!gpu-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿxin24m fixed-clockøn6xin24m!npower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!ppower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"#¦power-domain@14°ÂIº$¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ!›io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ%Ï%reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ&&(baudclkapb_pclk4''9txrxCMZdefault h()* ñdisabledi2s@ff060000rockchip,px30-i2s-tdm°ÿ Í Â(mclk_txmclk_rxhclk4''9txrxr+„¿ †tx-mrx-mZdefault0h,-./01234567’ ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4''9txrxZdefaulth89:;’ ñdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4''9txrxZdefaulth<=>?’ ñdisabledinterrupt-controller@ff131000 arm,gic-400£´@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ!+io-domains rockchip,px30-io-voltage-domainñokayÉ@×AåBó%B@lvdsrockchip,px30-lvdsC"dphyr+,lvds ñdisabledports+port@0°+endpoint@0°<D!•endpoint@1°<E!˜port@1°serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4''9txrxCMZdefault hFGH ñdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4''9txrxCMZdefaulthIñokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4''9txrxCMZdefault hJKL ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4'' 9txrxCMZdefault hMNO ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4' ' 9txrxCMZdefault hPQR ñdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthS+ñokaypmic@20rockchip,rk809°  TÍZdefaulthULdxin32krV~VŠV–V¢W®WºWÆWÒVregulatorsDCDC_REG1Þvdd_logí~ð™pq2F!�regulator-state-memXp~ðDCDC_REG2Þvdd_armí~ð™pq2F!regulator-state-memŒp~ðDCDC_REG3Þvcc_ddr2Fregulator-state-memXDCDC_REG4Þvcc_3v0í-ÆÀ-ÆÀ2F!Bregulator-state-memXp-ÆÀDCDC_REG5 Þvcc3v3_sysí2Z 2Z 2F!Wregulator-state-memXp2Z LDO_REG1Þvcc_1v0íB@B@2Fregulator-state-memXpB@LDO_REG2Þvcc_1v8íw@w@2F!@regulator-state-memXpw@LDO_REG3Þvdd_1v0íB@B@2Fregulator-state-memXpB@LDO_REG4 Þvcc3v0_pmuí-ÆÀ-ÆÀ2F!%regulator-state-memXp-ÆÀLDO_REG5 Þvccio_sdíw@2Z 2F!Aregulator-state-memXp2Z LDO_REG6Þvcc_sdí2Z 2Z F!zregulator-state-memXp2Z LDO_REG7 Þvcc2v8_dvpí*¹€*¹€Fregulator-state-memŒp*¹€LDO_REG8 Þvcc1v8_dvpíw@w@Fregulator-state-memXpw@LDO_REG9 Þvcc1v5_dvpíã`ã`Fregulator-state-memŒpã`SWITCH_REG1 Þvcc3v3_lcdFSWITCH_REG2 Þvcc5v0_host2Fi2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthX+ ñdisabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthY+ ñdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í ZdefaulthZ+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4' ' 9txrx¥Zdefaulth[\]^+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4''9txrx¥Zdefaulth_`abc+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthd¬ ñdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthe¬ ñdisabledpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthf¬ ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthg¬ ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthh¬ ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthi¬ ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthj¬ ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthk¬ ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ͷ» (apb_pclkÎ!'tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$Ù,éÃPÂ,X(tsadcapb_pclk¨ †tsadc-apbr+þÔÀZinitdefaultsleephlml)ñokay?V! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTqÂ-W(saradcapb_pclk¥ †saradc-apbñokayƒ@!¨nvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy´†phy+id@7°cpu-leakage@17°performance@1e°�clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Ân& (xin24mgpllr+”8Ù«°ðõ@IéFÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂn(xin24mr+”Ù&&& éG†Œõጺ€!&syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â& (phyclkÙ¡o usb480m_phyñokay!ohost-port¸ ÍD Ãlinestateñokay!rotg-port¸$ÍBA@Ãotg-bvalidotg-idlinestateñokay!qphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â& E (refpclk>†apb¸Óp  ñdisabled!Cphy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclk¸Óp /†apbr+ ñdisabled!šusb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otgáotgéû €€@ q "usb2-phyÓpñokayusb@ff340000 generic-ehci°ÿ4 Í<Âr"usbÓpñokayusb@ff350000 generic-ohci°ÿ5 Í=Âr"usbÓpñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+Ãmacirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedr+rmiiZdefaulthstÓp ^ †stmmacethñokay"output/B :u J `ÃPÃPmdiosnps,dwmac-mdio+mmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sampleuŠðÑ€ZdefaulthvwxyÓpñokay˜ª» ÍÚçôzAmmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sampleuŠðÑ€Zdefault h{|}Óp ñokayª1?~ômmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sampleuŠðÑ€Zdefault h€�Óp ñokay˜J1?‚B@spi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc hƒ„…ZdefaultÓp  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfcÙ7éðÑ€Zdefault h†‡ˆ‰Š‹Œ�Óp  ñdisabledopp-table-1operating-points-v2!Žopp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ÃjobmmugpuÂIÉÓpŽñokayY�!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO Ãvepuvdpu¯ô (aclkhclke�Óp iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkifacelÓp !�dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclkC"dphyÓp =†apbr+ ñdisabledports+port@0°+endpoint@0°<‘!”endpoint@1°<’!—port@1°vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop345 †axiahbdclke“Óp  ñdisabledport+! endpoint@0°<”!‘endpoint@1°<•!Diommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceÓp l ñdisabled!“vop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop789 †axiahbdclke–Óp  ñdisabledport+! endpoint@0°<—!’endpoint@1°<˜!Eiommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceÓp l ñdisabled!–video-capture@ff490000rockchip,px30-vip°ÿI ÍE³ù`(aclkhclkpclkÓp ,-.†axiahbpclkin ñdisabledisp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ Ãispmimipi Â3´ú_(ispaclkhclkpclke™š"dphyÓp  ñdisabledports+port@0°iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceÓp yl!™qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !$qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ ! qos@ff548100rockchip,px30-qossyscon°ÿT� !!qos@ff548180rockchip,px30-qossyscon°ÿT�€ !"qos@ff548200rockchip,px30-qossyscon°ÿT‚ !#qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrlr+”›+¡gpio@ff040000rockchip,gpio-bank°ÿ ÍÂ&¨¸´£!Tgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\¨¸´£!¦gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ]¨¸´£!ugpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^¨¸´£pcfg-pull-upÄ!žpcfg-pull-downÑpcfg-pull-noneà!�pcfg-pull-none-2maàípcfg-pull-up-2maÄípcfg-pull-up-4maÄí!Ÿpcfg-pull-none-4maàípcfg-pull-down-4maÑípcfg-pull-none-8maàí!¢pcfg-pull-up-8maÄí! pcfg-pull-none-12maàí !¤pcfg-pull-up-12maÄí !£pcfg-pull-none-smtàü!œpcfg-output-high pcfg-output-low pcfg-input-highÄ (!¡pcfg-input (i2c0i2c0-xfer 5œ œ!Si2c1i2c1-xfer 5œœ!Xi2c2i2c2-xfer 5œœ!Yi2c3i2c3-xfer 5 œ œ!Ztsadctsadc-otp-pin 5�!ltsadc-otp-out 5�!muart0uart0-xfer 5 ž ž!(uart0-cts 5 �!)uart0-rts 5 �!*uart1uart1-xfer 5žž!Fuart1-cts 5�!Guart1-rts 5�!Huart2-m0uart2m0-xfer 5žžuart2-m1uart2m1-xfer 5 žž!Iuart3-m0uart3m0-xfer 5žžuart3m0-cts 5�uart3m0-rts 5�uart3-m1uart3m1-xfer 5žž!Juart3m1-cts 5 �!Kuart3m1-rts 5 �!Luart4uart4-xfer 5žž!Muart4-cts 5�!Nuart4-rts 5�!Ouart5uart5-xfer 5žž!Puart5-cts 5�!Quart5-rts 5�!Rspi0spi0-clk 5Ÿ![spi0-csn 5Ÿ!\spi0-miso 5 Ÿ!]spi0-mosi 5 Ÿ!^spi0-clk-hs 5 spi0-miso-hs 5  spi0-mosi-hs 5  spi1spi1-clk 5Ÿ!_spi1-csn0 5 Ÿ!`spi1-csn1 5 Ÿ!aspi1-miso 5Ÿ!bspi1-mosi 5 Ÿ!cspi1-clk-hs 5 spi1-miso-hs 5 spi1-mosi-hs 5  pdmpdm-clk0m0 5�pdm-clk0m1 5�pdm-clk1 5�pdm-sdi0m0 5�pdm-sdi0m1 5�pdm-sdi1 5�pdm-sdi2 5�pdm-sdi3 5�pdm-clk0m0-sleep 5¡pdm-clk0m1-sleep 5¡pdm-clk1-sleep 5¡pdm-sdi0m0-sleep 5¡pdm-sdi0m1-sleep 5¡pdm-sdi1-sleep 5¡pdm-sdi2-sleep 5¡pdm-sdi3-sleep 5¡i2s0i2s0-8ch-mclk 5�i2s0-8ch-sclktx 5�!,i2s0-8ch-sclkrx 5 �!-i2s0-8ch-lrcktx 5�!.i2s0-8ch-lrckrx 5 �!/i2s0-8ch-sdo0 5�!0i2s0-8ch-sdo1 5�!2i2s0-8ch-sdo2 5�!4i2s0-8ch-sdo3 5�!6i2s0-8ch-sdi0 5�!1i2s0-8ch-sdi1 5 �!3i2s0-8ch-sdi2 5 �!5i2s0-8ch-sdi3 5�!7i2s1i2s1-2ch-mclk 5�i2s1-2ch-sclk 5�!8i2s1-2ch-lrck 5�!9i2s1-2ch-sdi 5�!:i2s1-2ch-sdo 5�!;i2s2i2s2-2ch-mclk 5�i2s2-2ch-sclk 5�!<i2s2-2ch-lrck 5�!=i2s2-2ch-sdi 5�!>i2s2-2ch-sdo 5�!?sdmmcsdmmc-clk 5¢!vsdmmc-cmd 5 !wsdmmc-det 5 !xsdmmc-bus1 5 sdmmc-bus4@ 5    !ysdiosdio-clk 5�!}sdio-cmd 5ž!|sdio-bus4@ 5žžžž!{emmcemmc-clk 5 ¢!emmc-cmd 5  !€emmc-rstnout 5 �emmc-bus1 5 emmc-bus4@ 5    emmc-bus8€ 5        !�emmc-reset 5 �!¥flashflash-cs0 5�!‰flash-rdy 5 �!‹flash-dqs 5 �!�flash-ale 5 �!†flash-cle 5 �!ˆflash-wrn 5 �!Œflash-csl 5�flash-rdn 5�!Šflash-bus8€ 5££££££££!‡sfcsfc-bus4@ 5����!…sfc-bus2 5��sfc-cs0 5�!„sfc-clk 5 �!ƒlcdclcdc-rgb-dclk-pin 5¤lcdc-rgb-m0-hsync-pin 5¤lcdc-rgb-m0-vsync-pin 5¤lcdc-rgb-m0-den-pin 5¤lcdc-rgb888-m0-data-pins€ 5¢¢¢¢ ¢ ¢ ¢¢¢¢ ¢ ¢¢¢¢¢¢¢¢¢¢¢¢¢lcdc-rgb666-m0-data-pins 5¢¢¢¢ ¢ ¢ ¢¢¢¢ ¢ ¢¢¢¢¢¢¢lcdc-rgb565-m0-data-pins 5¢¢¢¢ ¢ ¢ ¢¢¢¢ ¢ ¢¢¢¢¢lcdc-rgb888-m1-data-pins 5¢¢ ¢ ¢ ¢¢¢¢¢¢¢¢¢¢¢¢¢lcdc-rgb666-m1-data-pins° 5¢¢ ¢ ¢ ¢¢¢¢¢¢¢lcdc-rgb565-m1-data-pins� 5¢¢ ¢ ¢ ¢¢¢¢¢pwm0pwm0-pin 5�!dpwm1pwm1-pin 5�!epwm2pwm2-pin 5 �!fpwm3pwm3-pin 5�!gpwm4pwm4-pin 5�!hpwm5pwm5-pin 5�!ipwm6pwm6-pin 5�!jpwm7pwm7-pin 5�!kgmacrmii-pins� 5¤¤¤����� �!smac-refclk-12ma 5 ¤!tmac-refclk 5 �cif-m0cif-clkout-m0 5 �dvp-d2d9-m0À 5��������� � � �dvp-d0d1-m0 5 ��d10-d11-m0 5��cif-m1cif-clkout-m1 5�dvp-d2d9-m1À 5���� � �������dvp-d0d1-m1 5��d10-d11-m1 5��ispisp-prelight 5�pmicpmic_int 5ž!Uledsblue-led 5 �!©green-led 5 �!ªsdio-pwrseqwifi-enable-h 5�!«emmc-pwrseqmmc-pwrseq-emmch¥Zdefault C¦ !‚regulator-vcc5v0-sysregulator-fixed Þvcc5v0_sys2FíLK@LK@ O§!Vchosen Zserial2:115200n8regulator-dc-12vregulator-fixedÞdc_12v2Fí··!¬adc-keys adc-keys f¨ rbuttons ƒã` �dbutton-recovery «Recovery ±h ¼FPleds gpio-ledsZdefaulth©ªblue-led Ö Üon êheartbeat I¦  «px30-mb-jd4:blue:work óheartbeatgreen-led Ö Üon êpower I¦  «px30-mb-jd4:blue:diy ódefault-onsdio-pwrseqmmc-pwrseq-simpleZdefaulth« CT!~regulator-vcc5v0-baseboardregulator-fixedÞvcc5v0_baseboard2FíLK@LK@ O¬!§ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1ethernet0mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointsystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8vmali-supplyiommus#iommu-cellsrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsreset-gpiosvin-supplystdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltcolordefault-statefunctionlinux,default-trigger