Ð þí¹»8¯(( “®ð rockchip,px30-evbrockchip,px30 +7Rockchip PX30 EVBaliases=/i2c@ff180000B/i2c@ff190000G/i2c@ff1a0000L/i2c@ff1b0000Q/serial@ff030000Y/serial@ff158000a/serial@ff160000i/serial@ff168000q/serial@ff170000y/serial@ff178000�/spi@ff1d0000†/spi@ff1d8000‹/ethernet@ff360000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë ñokayexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ tripsgpu-thresholdnpzЫpassivegpu-targetnLzЫpassive!gpu-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿxin24m fixed-clockøn6xin24m!upower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!wpower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"#¦power-domain@14°ÂIº$¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ!¥io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ%Ï%reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ&&(baudclkapb_pclk4''9txrxCMZdefault h()* ñdisabledi2s@ff060000rockchip,px30-i2s-tdm°ÿ Í Â(mclk_txmclk_rxhclk4''9txrxr+„¿ †tx-mrx-mZdefault0h,-./01234567’ ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4''9txrxZdefaulth89:;’ñokayi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4''9txrxZdefaulth<=>?’ ñdisabledinterrupt-controller@ff131000 arm,gic-400£´@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ!+io-domains rockchip,px30-io-voltage-domainñokayÉ@×AåBó%B@lvdsrockchip,px30-lvdsC"dphyr+,lvds ñdisabledports+port@0°+endpoint@0°<D!žendpoint@1°<E!¡port@1°serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4''9txrxCMZdefaulthFGñokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4''9txrxCMZdefaulthH ñdisabledserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4''9txrxCMZdefault hIJK ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4'' 9txrxCMZdefault hLMN ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4' ' 9txrxCMZdefault hOPQñokayi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthR+ñokaypmic@20rockchip,rk809°  SÍZdefaulthTLdxin32krU~UŠU–U¢V®VºVÆVÒUregulatorsDCDC_REG1Þvdd_logí~ð™pq2F!•regulator-state-memXp~ðDCDC_REG2Þvdd_armí~ð™pq2F!regulator-state-memŒp~ðDCDC_REG3Þvcc_ddr2Fregulator-state-memXDCDC_REG4Þvcc_3v0í-ÆÀ-ÆÀ2F!Bregulator-state-memXp-ÆÀDCDC_REG5 Þvcc3v3_sysí2Z 2Z 2F!Vregulator-state-memXp2Z LDO_REG1Þvcc_1v0íB@B@2Fregulator-state-memXpB@LDO_REG2Þvcc_1v8íw@w@2F!@regulator-state-memXpw@LDO_REG3Þvdd_1v0íB@B@2Fregulator-state-memXpB@LDO_REG4 Þvcc3v0_pmuí-ÆÀ-ÆÀ2F!%regulator-state-memXp-ÆÀLDO_REG5 Þvccio_sdíw@2Z 2F!Aregulator-state-memXp2Z LDO_REG6Þvcc_sdí2Z 2Z F!€regulator-state-memXp2Z LDO_REG7 Þvcc2v8_dvpí*¹€*¹€F!Zregulator-state-memŒp*¹€LDO_REG8 Þvcc1v8_dvpíw@w@F!\regulator-state-memXpw@LDO_REG9 Þvcc1v5_dvpíã`ã`F![regulator-state-memŒpã`SWITCH_REG1 Þvcc3v3_lcdF!XSWITCH_REG2 Þvcc5v0_host2Fi2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthW+ñokaysensor@dasahi-kasei,ak8963°  ¥S«%¶100010001touchscreen@14goodix,gt1151° SÍ ÃS ÍS ÙXsensor@4c fsl,mma7660°L SÍi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthY+ñokayø† æ2þ,ov5695@36 ovti,ov5695°6ZÂ4(xvclk![-\Zdefaulth]^ Í_portendpoint<`:!¤i2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í Zdefaultha+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4' ' 9txrxEZdefaulthbcde+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4''9txrxEZdefaulthfghij+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthkL ñdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthlLñokay!²pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthmL ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthnL ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthoL ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthpL ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthqL ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthrL ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ÍW» (apb_pclkn!'tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$y,‰ÃPÂ,X(tsadcapb_pclk¨ †tsadc-apbr+žÔÀZinitdefaultsleephsµt¿sÉñokayßö! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTÂ-W(saradcapb_pclk¥ †saradc-apbñokay#@!±nvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy´†phy+id@7°cpu-leakage@17°performance@1e°/clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Âu& (xin24mgpllr+48y«°ðõ@I‰FÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂu(xin24mr+4y&&& ‰G†Œõጺ€!&syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â& (phyclkyAv usb480m_phyñokay!vhost-portX ÍD clinestateñokay!yotg-portX$ÍBA@cotg-bvalidotg-idlinestateñokay!xphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â& E (refpclk>†apbXsw ñokay!Cphy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclkXsw /†apbr+ñokay!£usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otg�otg‰›ª€€@ x "usb2-physwñokayusb@ff340000 generic-ehci°ÿ4 Í<Ây"usbswñokayusb@ff350000 generic-ohci°ÿ5 Í=Ây"usbswñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+cmacirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedr+¹rmiiZdefaulthz{sw ^ †stmmacethñokayÂoutputÏB Ú_ ê ÃPÃPmdiosnps,dwmac-mdio+mmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sample*ðÑ€Zdefaulth|}~swñokay8J[ mz‡”¢€®Ammc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sample*ðÑ€Zdefault h�‚ƒsw ñokayJ»Ñß„”mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sample*ðÑ€Zdefault h…†‡sw ñokay8êÑ߈¢B®@spi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc h‰Š‹Zdefaultsw  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfcy7‰ðÑ€Zdefault hŒ�Ž��‘’“sw  ñdisabledopp-table-1operating-points-v2!”opp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- cjobmmugpuÂIÉsw”ñokayù•!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO cvepuvdpu¯ô (aclkhclk –sw iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkiface sw !–dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclkC"dphysw =†apbr+ñokay+ports+port@0°+endpoint@0°<—!�endpoint@1°<˜! port@1°endpoint<™!›panel@0xinpeng,xpp055c272° š #@ 0Xportendpoint<›!™vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop345 †axiahbdclk œsw ñokayport+! endpoint@0°<�!—endpoint@1°<ž!Diommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifacesw  ñokay!œvop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop789 †axiahbdclk Ÿsw ñokayport+! endpoint@0°< !˜endpoint@1°<¡!Eiommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifacesw  ñokay!Ÿvideo-capture@ff490000rockchip,px30-vip°ÿI ÍE³ù`(aclkhclkpclksw ,-.†axiahbpclkin ñdisabledisp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ cispmimipi Â3´ú_(ispaclkhclkpclk ¢£"dphysw ñokayports+port@0°endpoint:<¤!`iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifacesw  ; ñokay!¢qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !$qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ ! qos@ff548100rockchip,px30-qossyscon°ÿT� !!qos@ff548180rockchip,px30-qossyscon°ÿT�€ !"qos@ff548200rockchip,px30-qossyscon°ÿT‚ !#qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrlr+ V¥+ cgpio@ff040000rockchip,gpio-bank°ÿ ÍÂ& j z´£!Sgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\ j z´£!´gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ] j z´£!_gpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^ j z´£pcfg-pull-up †!¨pcfg-pull-down “!¯pcfg-pull-none ¢!§pcfg-pull-none-2ma ¢ ¯pcfg-pull-up-2ma † ¯pcfg-pull-up-4ma † ¯!©pcfg-pull-none-4ma ¢ ¯pcfg-pull-down-4ma “ ¯pcfg-pull-none-8ma ¢ ¯!¬pcfg-pull-up-8ma † ¯!ªpcfg-pull-none-12ma ¢ ¯ !®pcfg-pull-up-12ma † ¯ !­pcfg-pull-none-smt ¢ ¾!¦pcfg-output-high Ópcfg-output-low ß!°pcfg-input-high † ê!«pcfg-input êi2c0i2c0-xfer ÷¦ ¦!Ri2c1i2c1-xfer ÷¦¦!Wi2c2i2c2-xfer ÷¦¦!Yi2c3i2c3-xfer ÷ ¦ ¦!atsadctsadc-otp-pin ÷§!stsadc-otp-out ÷§!tuart0uart0-xfer ÷ ¨ ¨!(uart0-cts ÷ §!)uart0-rts ÷ §!*uart1uart1-xfer ÷¨¨!Fuart1-cts ÷§!Guart1-rts ÷§uart2-m0uart2m0-xfer ÷¨¨!Huart2-m1uart2m1-xfer ÷ ¨¨uart3-m0uart3m0-xfer ÷¨¨uart3m0-cts ÷§uart3m0-rts ÷§uart3-m1uart3m1-xfer ÷¨¨!Iuart3m1-cts ÷ §!Juart3m1-rts ÷ §!Kuart4uart4-xfer ÷¨¨!Luart4-cts ÷§!Muart4-rts ÷§!Nuart5uart5-xfer ÷¨¨!Ouart5-cts ÷§!Puart5-rts ÷§!Qspi0spi0-clk ÷©!bspi0-csn ÷©!cspi0-miso ÷ ©!dspi0-mosi ÷ ©!espi0-clk-hs ÷ªspi0-miso-hs ÷ ªspi0-mosi-hs ÷ ªspi1spi1-clk ÷©!fspi1-csn0 ÷ ©!gspi1-csn1 ÷ ©!hspi1-miso ÷©!ispi1-mosi ÷ ©!jspi1-clk-hs ÷ªspi1-miso-hs ÷ªspi1-mosi-hs ÷ ªpdmpdm-clk0m0 ÷§pdm-clk0m1 ÷§pdm-clk1 ÷§pdm-sdi0m0 ÷§pdm-sdi0m1 ÷§pdm-sdi1 ÷§pdm-sdi2 ÷§pdm-sdi3 ÷§pdm-clk0m0-sleep ÷«pdm-clk0m1-sleep ÷«pdm-clk1-sleep ÷«pdm-sdi0m0-sleep ÷«pdm-sdi0m1-sleep ÷«pdm-sdi1-sleep ÷«pdm-sdi2-sleep ÷«pdm-sdi3-sleep ÷«i2s0i2s0-8ch-mclk ÷§i2s0-8ch-sclktx ÷§!,i2s0-8ch-sclkrx ÷ §!-i2s0-8ch-lrcktx ÷§!.i2s0-8ch-lrckrx ÷ §!/i2s0-8ch-sdo0 ÷§!0i2s0-8ch-sdo1 ÷§!2i2s0-8ch-sdo2 ÷§!4i2s0-8ch-sdo3 ÷§!6i2s0-8ch-sdi0 ÷§!1i2s0-8ch-sdi1 ÷ §!3i2s0-8ch-sdi2 ÷ §!5i2s0-8ch-sdi3 ÷§!7i2s1i2s1-2ch-mclk ÷§i2s1-2ch-sclk ÷§!8i2s1-2ch-lrck ÷§!9i2s1-2ch-sdi ÷§!:i2s1-2ch-sdo ÷§!;i2s2i2s2-2ch-mclk ÷§i2s2-2ch-sclk ÷§!<i2s2-2ch-lrck ÷§!=i2s2-2ch-sdi ÷§!>i2s2-2ch-sdo ÷§!?sdmmcsdmmc-clk ÷¬!|sdmmc-cmd ÷ª!}sdmmc-det ÷ª!~sdmmc-bus1 ÷ªsdmmc-bus4@ ÷ªªªª!sdiosdio-clk ÷§!ƒsdio-cmd ÷¨!‚sdio-bus4@ ÷¨¨¨¨!�emmcemmc-clk ÷ ¬!…emmc-cmd ÷ ª!†emmc-rstnout ÷ §emmc-bus1 ÷ªemmc-bus4@ ÷ªªªªemmc-bus8€ ÷ªªªªªªªª!‡emmc-reset ÷ §!³flashflash-cs0 ÷§!�flash-rdy ÷ §!‘flash-dqs ÷ §!“flash-ale ÷ §!Œflash-cle ÷ §!Žflash-wrn ÷ §!’flash-csl ÷§flash-rdn ÷§!�flash-bus8€ ÷­­­­­­­­!�sfcsfc-bus4@ ÷§§§§!‹sfc-bus2 ÷§§sfc-cs0 ÷§!Šsfc-clk ÷ §!‰lcdclcdc-rgb-dclk-pin ÷®lcdc-rgb-m0-hsync-pin ÷®lcdc-rgb-m0-vsync-pin ÷®lcdc-rgb-m0-den-pin ÷®lcdc-rgb888-m0-data-pins€ ÷¬¬¬¬ ¬ ¬ ¬¬¬¬ ¬ ¬¬¬¬¬¬¬¬¬¬¬¬¬lcdc-rgb666-m0-data-pins ÷¬¬¬¬ ¬ ¬ ¬¬¬¬ ¬ ¬¬¬¬¬¬¬lcdc-rgb565-m0-data-pins ÷¬¬¬¬ ¬ ¬ ¬¬¬¬ ¬ ¬¬¬¬¬lcdc-rgb888-m1-data-pins ÷¬¬ ¬ ¬ ¬¬¬¬¬¬¬¬¬¬¬¬¬lcdc-rgb666-m1-data-pins° ÷¬¬ ¬ ¬ ¬¬¬¬¬¬¬lcdc-rgb565-m1-data-pins� ÷¬¬ ¬ ¬ ¬¬¬¬¬pwm0pwm0-pin ÷§!kpwm1pwm1-pin ÷§!lpwm2pwm2-pin ÷ §!mpwm3pwm3-pin ÷§!npwm4pwm4-pin ÷§!opwm5pwm5-pin ÷§!ppwm6pwm6-pin ÷§!qpwm7pwm7-pin ÷§!rgmacrmii-pins� ÷®®®§§§§§ §!zmac-refclk-12ma ÷ ®!{mac-refclk ÷ §cif-m0cif-clkout-m0 ÷ ®!]dvp-d2d9-m0À ÷§§§§§§§§§ § § §dvp-d0d1-m0 ÷ §§d10-d11-m0 ÷§§cif-m1cif-clkout-m1 ÷§dvp-d2d9-m1À ÷§§§§ § §§§§§§§dvp-d0d1-m1 ÷§§d10-d11-m1 ÷§§ispisp-prelight ÷§headphonehp-det ÷¯pmicpmic_int ÷¨!Tsoc_slppin_gpio ÷°soc_slppin_slp ÷§soc_slppin_rst ÷§sdio-pwrseqwifi-enable-h ÷§!µmipimipi-pdn ÷§!^chosen serial5:115200n8adc-keys adc-keys ± buttons .w@ Hdbutton-esc Vesc \ gý0button-home Vhome \f g …€button-menu Vmenu \‹ gxbutton-down Vvolume down \r g“àbutton-up Vvolume up \s gBhbacklightpwm-backlight �²a¨ †X!šemmc-pwrseqmmc-pwrseq-emmch³Zdefault Í´ !ˆsdio-pwrseqmmc-pwrseq-simpleZdefaulthµ ÍS!„regulator-vccsysregulator-fixed Þvcc5v0_sys2FíLK@LK@!U compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1ethernet0mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointsystem-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendgpiosvdd-supplymount-matrixirq-gpiosreset-gpiosVDDIO-supplyi2c-scl-falling-time-nsi2c-scl-rising-time-nsavdd-supplydvdd-supplydovdd-supplydata-lanesnum-cs#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8vmali-supplyiommus#iommu-cellsbacklightiovcc-supplyvci-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltpwmspower-supply