Ð þíLá8+Ä(!+Œ ,Qualcomm SC8280XP CRD 2qcom,sc8280xp-crdqcom,sc8280xpclocksxo-board-clk 2fixed-clock=JIðZÆsleep-clk 2fixed-clock=JüZ.cpus cpu@0bcpu2arm,cortex-a78cnrypsci‡Õš%´ÅÓpsciæ÷ Zl2-cache2cache(4´Zl3-cache2cache(4Zcpu@100bcpu2arm,cortex-a78cnrypsci‡Õš%´Å Ópsciæ÷ Zl2-cache2cache(4´Zcpu@200bcpu2arm,cortex-a78cnrypsci‡Õš%´ Å Ópsciæ÷ Zl2-cache2cache(4´Z cpu@300bcpu2arm,cortex-a78cnrypsci‡Õš%´ Å Ópsciæ÷ Zl2-cache2cache(4´Z cpu@400bcpu2arm,cortex-x1cnrypsci‡šN´ÅÓpsciæ÷ Zl2-cache2cache(4´Zcpu@500bcpu2arm,cortex-x1cnrypsci‡šN´ÅÓpsciæ÷ Zl2-cache2cache(4´Zcpu@600bcpu2arm,cortex-x1cnrypsci‡šN´ÅÓpsciæ÷ Zl2-cache2cache(4´Zcpu@700bcpu2arm,cortex-x1cnrypsci‡šN´ÅÓpsciæ÷ Zl2-cache2cache(4´Zcpu-mapcluster0core0Bcore1Bcore2Bcore3Bcore4Bcore5Bcore6Bcore7Bidle-statesFpscicpu-sleep-0-02arm,idle-stateSlittle-rail-power-collapsec@zc‹�›^¬Z&cpu-sleep-1-02arm,idle-stateSbig-rail-power-collapsec@zñ‹µ›ˆ¬Z'domain-idle-statescluster-sleep-02domain-idle-statecAÃDz ¿‹¢›'Z(firmwarescm2qcom,scm-sc8280xpqcom,scm  ½!0Zinterconnect-aggre1-noc2qcom,sc8280xp-aggre1-nocÍá"Z:interconnect-aggre2-noc2qcom,sc8280xp-aggre2-nocÍá"Zinterconnect-clk-virt2qcom,sc8280xp-clk-virtÍá"Z7interconnect-config-noc2qcom,sc8280xp-config-nocÍá"Z9interconnect-dc-noc2qcom,sc8280xp-dc-nocÍá"Zinterconnect-gem-noc2qcom,sc8280xp-gem-nocÍá"Z8interconnect-lpass-ag-noc2qcom,sc8280xp-lpass-ag-nocÍá"Zinterconnect-mc-virt2qcom,sc8280xp-mc-virtÍá"Z interconnect-mmss-noc2qcom,sc8280xp-mmss-nocÍá"Z¦interconnect-nspa-noc2qcom,sc8280xp-nspa-nocÍá"ZÌinterconnect-nspb-noc2qcom,sc8280xp-nspb-nocÍá"ZÐinterconnect-system-noc2qcom,sc8280xp-system-nocÍá"Z memory@80000000bmemoryn€opp-table-cpu02operating-points-v2ñZopp-300000000üᣒ|opp-403200000üX»€opp-499200000üÁ0ê`opp-595200000ü#z@opp-691200000ü)2àH opp-806400000ü0°wopp-902400000ü5Ɉ¥àopp-1017600000ü<§XÔÀopp-1113600000üB`0 opp-1209600000üH;àopp-1324800000üNöØjÀopp-1440000000üUÔ¨™ opp-1555200000ü\²xîopp-1670400000üc�H€opp-1785600000üjn9opp-1881600000üp&ð9opp-1996800000üwÀ9opp-2112000000ü}â�9opp-2227200000ü„À`9opp-2342400000ü‹ž09opp-2438400000ü‘W9opp-table-cpu42operating-points-v2ñZopp-825600000ü15¨wopp-940800000ü8x¥àopp-1056000000ü>ñHÔÀopp-1171200000üEÏ;àopp-1286400000üL¬èjÀopp-1401600000üSЏ™ opp-1516800000üZhˆÈ€opp-1632000000üaFX€opp-1747200000üh$(9opp-1862400000üoø9opp-1977600000üußÈ9opp-2073600000ü{˜ 9opp-2169600000ü�Qx9opp-2284800000üˆ/H9opp-2400000000ü� 9opp-2496000000ü”Åð9opp-2592000000üš~È9opp-2688000000ü 7 9opp-2803200000ü§p9opp-2899200000ü¬ÎH9opp-2995200000ü²‡ 9opp-table-qup100mhz2operating-points-v2Z<opp-75000000üxhÀ#opp-100000000üõá$pmu2arm,armv8-pmuv3 psci 2arm,psci-1.0€smcpower-domain-cpu0*Å%>&Zpower-domain-cpu1*Å%>&Z power-domain-cpu2*Å%>&Z power-domain-cpu3*Å%>&Z power-domain-cpu4*Å%>'Zpower-domain-cpu5*Å%>'Zpower-domain-cpu6*Å%>'Zpower-domain-cpu7*Å%>'Zpower-domain-cpu-cluster0*>(Z%reserved-memory Qreserved-region@80000000n€†Xcmd-db-region@80860000 2qcom,cmd-dbn€†XZ reserved-region@80880000n€ˆXsmem-region@80900000 2qcom,smemn€� X_)Z reserved-region@80b00000n€°Xreserved-region@83b00000nƒ°pXreserved-region@85b00000n…°ÀXgpu-mem@8bf00000n‹ð XZzadsp-region@86c00000n†ÀXZjslpi-region@88c00000nˆÀPXZfcdsp0-region@8a100000nŠàXZÊcdsp1-region@8c600000nŒ`àXZÎreserved-region@aeb00000n®°`Xlinux,cma2shared-dma-poolglusmp2p-adsp 2qcom,smp2p‡»­‘* ¥*¬»master-kernelËmaster-kernelÛZkslave-kernel Ëslave-kernelòZismp2p-nsp0 2qcom,smp2p‡^°‘* ¥*¬»master-kernelËmaster-kernelÛZËslave-kernel Ëslave-kernelòZÉsmp2p-nsp1 2qcom,smp2p‡ih‘* ¥*¬» master-kernelËmaster-kernelÛZÏslave-kernel Ëslave-kernelòZÍsmp2p-slpi 2qcom,smp2p‡á®‘* ¥*¬»master-kernelËmaster-kernelÛZhslave-kernel Ëslave-kernelòZesoc@0 2simple-bus QZ ethernet@200002qcom,sc8280xp-ethqos n`#stmmacethrgmii r+3+8+4+6-stmmacethpclkptp_refrgmii²¨9macirqeth_lpi I,ÀÅ+ PY bp ~disabledZ clock-controller@1000002qcom,gcc-sc8280xpn=…*�r-./012345Å6Z+mailbox@4080002qcom,sc8280xp-ipccqcom,ipccn@€ åò’Z*efuse@784000!2qcom,sc8280xp-qfpromqcom,qfpromnx@0 Zgpu-speed-bin@18bn‹žZdma-controller@800000*2qcom,sc8280xp-gpi-dmaqcom,sm6350-gpi-dman€�LMNOPQRSTUVW£ °ÿÁ I,¶~okayZ;geniqup@8c00002qcom,geni-se-qupnŒ r+ò+ó -m-ahbs-ahb I,£ Q~okayZi2c@8800002qcom,geni-i2cnˆ@ r+Ý-se uÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZspi@8800002qcom,geni-spinˆ@ r+Ý-se uÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZi2c@8840002qcom,geni-i2cnˆ@@ r+ß-se GÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZspi@8840002qcom,geni-spinˆ@@ r+ß-se GÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZserial@8840002qcom,geni-debug-uartnˆ@@r+ß-se G÷<Å60 7789.Ìqup-corequp-config~okayZi2c@8880002qcom,geni-i2cnˆ€@ r+á-se HÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZspi@8880002qcom,geni-spinˆ€@ r+á-se HÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZserial@8880002qcom,geni-uartnˆ€@r+á-se H÷<Å60 7789.Ìqup-corequp-configî=ødefault ~disabledZi2c@88c0002qcom,geni-i2cnˆÀ@ r+ã-se IÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZspi@88c0002qcom,geni-spinˆÀ@ r+ã-se IÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZi2c@8900002qcom,geni-i2cn‰@ r+å-se JÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZspi@8900002qcom,geni-spin‰@ r+å-se JÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZi2c@8940002qcom,geni-i2cn‰@@-ser+è K Å6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx~okayJ€ødefaultî>Ztouchpad@15 2hid-over-i2cn ‘?¶@ødefaultîA keyboard@68 2hid-over-i2cnh ‘?h@ødefaultîB spi@8940002qcom,geni-spin‰@@ r+è-se KÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZi2c@8980002qcom,geni-i2cn‰€@ -ser+ê AÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZspi@8980002qcom,geni-spin‰€@ r+ê-se AÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZ i2c@89c0002qcom,geni-i2cn‰À@ -ser+ì BÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZ!spi@89c0002qcom,geni-spin‰À@ r+ì-se BÅ6H 7789.: Ìqup-corequp-configqup-memory ß;;ätxrx ~disabledZ"dma-controller@900000*2qcom,sc8280xp-gpi-dmaqcom,sm6350-gpi-dman�œôõö÷øùúûüýþÿ£ °ÿÁ I,v~okayZCgeniqup@9c00002qcom,geni-se-qupnœ`r+î+ï -m-ahbs-ahb I,c Q~okayZ#i2c@9800002qcom,geni-i2cn˜@ -ser+µ YÅ6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ$spi@9800002qcom,geni-spin˜@ r+µ-se YÅ6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ%i2c@9840002qcom,geni-i2cn˜@@ -ser+· ZÅ6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ&spi@9840002qcom,geni-spin˜@@ r+·-se ZÅ6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ'i2c@9880002qcom,geni-i2cn˜€@ -ser+¹ [Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ(spi@9880002qcom,geni-spin˜€@ r+¹-se [Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ)serial@9880002qcom,geni-uartn˜€@r+¹-se [÷<Å60 7789,Ìqup-corequp-config~okayîDødefaultZ*bluetooth2qcom,wcn6855-bt.E?FMG\HkI{JŒK�Li2c@98c0002qcom,geni-i2cn˜À@ -ser+» \Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ+spi@98c0002qcom,geni-spin˜À@ r+»-se \Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ,i2c@9900002qcom,geni-i2cn™@-ser+½ ] Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx~okayJ€ødefaultîMZ-touchscreen@10 2hid-over-i2cn ‘?¯@ødefaultîNspi@9900002qcom,geni-spin™@ r+½-se ]Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ.i2c@9940002qcom,geni-i2cn™@@ -ser+À ^Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ/spi@9940002qcom,geni-spin™@@ r+À-se ^Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ0i2c@9980002qcom,geni-i2cn™€@ -ser+ _Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ1spi@9980002qcom,geni-spin™€@ r+Â-se _Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ2i2c@99c0002qcom,geni-i2cn™À@ -ser+Ä `Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ3spi@99c0002qcom,geni-spin™À@ r+Ä-se `Å6H 7789,: Ìqup-corequp-configqup-memory ßCCätxrx ~disabledZ4dma-controller@a00000*2qcom,sc8280xp-gpi-dmaqcom,sm6350-gpi-dman �%&'()*£ °ÿÁ I,–~okayZOgeniqup@ac00002qcom,geni-se-qupn¬`r+ð+ñ -m-ahbs-ahb I,ƒ Q~okayZ5i2c@a800002qcom,geni-i2cn¨@ r+É-se aÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ6spi@a800002qcom,geni-spin¨@ r+É-se aÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ7i2c@a840002qcom,geni-i2cn¨@@ r+Ë-se bÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ8spi@a840002qcom,geni-spin¨@@ r+Ë-se bÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ9i2c@a880002qcom,geni-i2cn¨€@ r+Í-se cÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ:spi@a880002qcom,geni-spin¨€@ r+Í-se cÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ;i2c@a8c0002qcom,geni-i2cn¨À@ r+Ï-se dÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ<spi@a8c0002qcom,geni-spin¨À@ r+Ï-se dÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ=i2c@a900002qcom,geni-i2cn©@ r+Ñ-se eÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ>spi@a900002qcom,geni-spin©@ r+Ñ-se eÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ?i2c@a940002qcom,geni-i2cn©@@ r+Ô-se fÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZ@spi@a940002qcom,geni-spin©@@ r+Ô-se fÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZAi2c@a980002qcom,geni-i2cn©€@ r+Ö-se CÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZBspi@a980002qcom,geni-spin©€@ r+Ö-se CÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZCi2c@a9c0002qcom,geni-i2cn©À@ r+Ø-se DÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZDspi@a9c0002qcom,geni-spin©À@ r+Ø-se DÅ6H 7789-: Ìqup-corequp-configqup-memory ßOOätxrx ~disabledZErng@10d3000 2qcom,prng-een 0r--coreZFpcie@1c00000bpci2qcom,pcie-sc8280xp`nÀ000 ¨00À0#parfdbielbiatuconfigmhi 8Q0 0000Юÿ¸ÅÖàP0�Ž��9msi0msi1msi2msi3è û•–—˜Hr+–+˜+š+ +¡+&+ + +$Y-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sfcnoc_qx +–$ø0  89QÌpcie-memcpu-pcie.+ 5pciÅ+QA5Fpciephy~okayP _?� k?‹vRødefaultîSZGpcie@0bpcin®ÿ QZHwifi@0 2pci17cb,1103n.E?FMG\H‡T™U{JŒK�L«QC_8280XP_CRDphy@1c06000"2qcom,sc8280xp-qmp-gen3x1-pcie-phynÀ` 0r+–+˜+™+W+œ+Ÿ$-auxcfg_ahbrefrchngpipepipediv2 +WõáÅ+.+#5phy=Äpcie_4_pipe_clk×~okayâVòWZ5pcie@1c08000bpci2qcom,pcie-sc8280xp`nÀ€022 ¨22À°#parfdbielbiatuconfigmhi 8Q2 2020Юÿ¸ÅÖàP 0‘’“”9msi0msi1msi2msi3è û@r+‹+�+Ž+”+•+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf +‹$ø0  89PÌpcie-memcpu-pcie.+5pciÅ+QA4Fpciephy ~disabledZIpcie@0bpcin®ÿ QZJphy@1c0e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phynÀà 0r+‹+�++V+�+“$-auxcfg_ahbrefrchngpipepipediv2 +VõáÅ+.+5phy=Äpcie_3b_pipe_clk× ~disabledZ4pcie@1c10000bpci2qcom,pcie-sc8280xp`nÁ044 ¨44Á0#parfdbielbiatuconfigmhi 8Q4 4040Юÿ¸ÅÖàP 089:v9msi0msi1msi2msi3è ûó @r+€+‚+ƒ+‰+Š+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf +€$ø0  89OÌpcie-memcpu-pcie.+5pciÅ+QA3Fpciephy~okay _?— k?”vXødefaultîYZKpcie@0bpcin®ÿ QZLphy@1c14000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy nÁ@ Á` 0r+€+‚++U+…+ˆ$-auxcfg_ahbrefrchngpipepipediv2 +UõáÅ+.+5phy ! D=Äpcie_3a_pipe_clk×~okayâVòWZ3pcie@1c18000bpci2qcom,pcie-sc8280xp`nÁ€088 ¨88Á°#parfdbielbiatuconfigmhi 8Q8 8080Юÿ¸ÅÖàP 023459msi0msi1msi2msi3è ûw²³¶@r+t+v+w+}+~+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf +t$ø0  89NÌpcie-memcpu-pcie.+5pciÅ+QA2Fpciephy ~disabledZMpcie@0bpcin®ÿ QZNphy@1c1e000"2qcom,sc8280xp-qmp-gen3x2-pcie-phynÁà 0r+t+v+h+T+y+|$-auxcfg_ahbrefrchngpipepipediv2 +TõáÅ+.+5phy=Äpcie_2b_pipe_clk× ~disabledZ2pcie@1c20000bpci2qcom,pcie-sc8280xp`nÂ0<< ¨<<Â0#parfdbielbiatuconfigmhi 8Q< <0<0Юÿ¸ÅÖàP 0V   9msi0msi1msi2msi3è û@r+i+k+l+r+s+&+ + Q-auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr_4noc_aggr_south_sf +i$ø0  89MÌpcie-memcpu-pcie.+ 5pciÅ+QA1Fpciephy~okay _?� k?‘vZødefaultî[ZOpcie@0bpcin®ÿ QZPphy@1c24000"2qcom,sc8280xp-qmp-gen3x4-pcie-phy nÂ@ Â` 0r+i+k+h+S+n+q$-auxcfg_ahbrefrchngpipepipediv2 +SõáÅ+.+5phy ! D=Äpcie_2a_pipe_clk×~okayâVòWZ1ufshc@1d84000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0nØ@0  A\Fufsphy….+15rstÅ+Q I,à¸@r+ + + +++++n-core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@*xhÀá£xhÀá£~okay 8?äD]O 5`^l » Z_phy@1d870002qcom,sc8280xp-qmp-ufs-phynØpr-++ÿ-refref_auxqrefÅ+._5ufsphy×~okayâ`òaZ\ufshc@1da4000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0nÚ@0 }AbFufsphy….+05rstÅ+ I, ¸@r+ý+ +ü+ ++++n-core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@*xhÀá£xhÀᣠ~disabledZcphy@1da70002qcom,sc8280xp-qmp-ufs-phynÚpr-++û-refref_auxqrefÅ+.c5ufsphy× ~disabledZbhwlock@1f400002qcom,tcsr-mutexnô~Z)syscon@1fc00002qcom,sc8280xp-tcsrsysconnüZ!remoteproc@2400000,2qcom,sc8280xp-slpi-pasqcom,sm8350-slpi-pasn@<‘d eeee#9wdogfatalreadyhandoverstop-ackr--xoÅ66ÓlcxlmxŒfšg£h´stop~okayÊqcom/sc8280xp/qcslpi8280.mbnZQglink-edge‘* ¥*Øslpi»fastrpc 2qcom,fastrpcÞfastrpcglink-apps-dspØsdspò compute-cb@12qcom,fastrpc-compute-cbn I,!compute-cb@22qcom,fastrpc-compute-cbn I,"compute-cb@32qcom,fastrpc-compute-cbn I,#remoteproc@30000002qcom,sc8280xp-adsp-pasnL‘¢iiiii09wdogfatalreadyhandoverstop-ackshutdown-ackr--xoÅ66ÓlcxlmxŒjšg£k´stop~okayÊqcom/sc8280xp/qcadsp8280.mbnZRglink-edge‘* ¥*Ølpass»ZSgpr 2qcom,gpr Þadsp_apps  service@1 2qcom,q6apmn"3avs/audiomsm/adsp/audio_pdZTdais2qcom,q6apm-dais I, ZUbedais2qcom,q6apm-lpass-dais"ZVservice@2 2qcom,q6prmn3avs/audiomsm/adsp/audio_pdZWclock-controller2qcom,q6prm-lpass-clocks=Zlrxmacro@32000002qcom,sc8280xp-lpass-rx-macron 4rl@lAlflgm-mclknplmacrodcodecfsgen l@lA$ø$øÄmclk="ødefaultîn ~disabledZosoundwire@32100002qcom,soundwire-v1.6.0n!  ›ro-iface.p5swr_audio_cgcrØRXJYi‚ • ¨ÿÿÿºÿÿÿËÿÿâÿÿÿÿýÿÿÿÿÿ"  ~disabledZXtxmacro@32200002qcom,sc8280xp-lpass-tx-macron"ødefaultîq4rl9l:lflgm-mclknplmacrodcodecfsgen l9l:$ø$øÄmclk=" ~disabledZtcodec@32400002qcom,sc8280xp-lpass-wsa-macron$4rlBlClflgm-mclknplmacrodcodecfsgen lBlC$ø$ø=Ämclk"ødefaultîr ~disabledZssoundwire@3250000n% 2qcom,soundwire-v1.6.0 ªrs-iface.p5swr_audio_cgcrØWSAJYi??‚   •ÿÿ¨ÿÿÿÿÿÿÿÿºÿÿÿÿÿÿÿÿËÿÿÿÿÿÿÿÿâÿÿÿÿÿÿÿÿÿÿÿÿÿÿýÿÿÿÿÿÿÿÿ"  ~disabledZYclock-controller@32a90002qcom,sc8280xp-lpassaudioccn*�=…Zpsoundwire@33300002qcom,soundwire-v1.6.0n3 ¿ 9corewakeuprt-iface.u5swr_audio_cgcrØTX" JYi‚•âÿÿÿÿ¨ÿÿÿÿºÿÿÿÿËÿÿÿÿÿÿÿÿý ~disabledZZcodec@33700002qcom,sc8280xp-lpass-va-macron70rl9lflgl:-mclkmacrodcodecnpl  l9$ø=Äfsgen" ~disabledZmpinctrl@33c0000 2qcom,sc8280xp-lpass-lpi-pinctrl n<U2BNvrlflg -coreaudio ~disabledZvtx-swr-default-stateZqclk-pinsZgpio0 _swr_tx_clkhw�data-pins Zgpio1gpio2 _swr_tx_datahwŽrx-swr-default-stateZnclk-pinsZgpio3 _swr_rx_clkhw�data-pins Zgpio4gpio5 _swr_rx_datahwŽdmic01-default-stateZ[clk-pinsZgpio6 _dmic1_clkhœdata-pinsZgpio7 _dmic1_datah¨dmic01-sleep-stateZ\clk-pinsZgpio6 _dmic1_clkh�µdata-pinsZgpio7 _dmic1_datahÀ¨dmic23-default-stateZ]clk-pinsZgpio8 _dmic2_clkhœdata-pinsZgpio9 _dmic2_datah¨dmic23-sleep-stateZ^clk-pinsZgpio8 _dmic2_clkh�µdata-pinsZgpio9 _dmic2_datahÀ¨wsa-swr-default-stateZrclk-pinsZgpio10 _wsa_swr_clkhw�data-pinsZgpio11 _wsa_swr_datahwŽwsa2-swr-default-stateZ_clk-pinsZgpio15 _wsa2_swr_clkhw�data-pinsZgpio16_wsa2_swr_datahwŽclock-controller@33e00002qcom,sc8280xp-lpassccn> =…Zugpu@3d000002qcom,adreno-690.0qcom,adreno0nÐÙàÖ##kgsl_3d0_reg_memorycx_memcx_dbgc ,Iw w ÷xÏy 8 Ìgfx-mem~okayZæzap-shaderŒz Êqcom/sc8280xp/qcdxkmsuc8280.mbnZ`opp-table2operating-points-v2Zxopp-270000000ü߀Ø@á¸opp-410000000üp€Ø€º8opp-500000000üÍeØÀº8opp-547000000ü šŽÀØàº8opp-606000000ü$Ó€Ø)¿€opp-640000000ü&% Ø@)¿€opp-655000000ü' �ÀØ€)¿€opp-690000000ü) �€Ø )¿€gmu@3d6a000&2qcom,adreno-gmu-690.0qcom,adreno-gmu0nÖ @Þ )#gmursccgmu_pdc019hfigmu8r{{+%+M{{{%-gmucxoaximemnocahbhubsmmu_voteÅ{{Ócxgx Iw ÷|Zyopp-table2operating-points-v2Z|opp-200000000ü ëÂØ0opp-500000000üÍeØ€clock-controller@3d900002qcom,sc8280xp-gpuccnÙ�r-+J+K8-bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_srcÅ6=…*Z{iommu@3da0000B2qcom,sc8280xp-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500nÚâ蘒¡¦§¨©ª«¬­®¯°±8r+M+N{{{{{™-gcc_gpu_memnoc_gfx_clkgcc_gpu_snoc_dvm_gfx_clkgpu_cc_ahb_clkgpu_cc_hlos1_vote_gpu_smmu_clkgpu_cc_cx_gmu_clkgpu_cc_hub_cx_int_clkgpu_cc_hub_aon_clkÅ{¸Zwmmc@8804000&2qcom,sc8280xp-sdhciqcom,sdhci-msm-v5n€@Ïß9hc_irqpwr_irqr+ô+õ--ifacecorexo.+.0  89/Ìsdhc-ddrcpu-sdhc I,àÅ6÷} ¸~okayî~ ødefaultsleep € "� /?ƒZaopp-table2operating-points-v2Z}opp-100000000üõá#w@€ 8† opp-202000000ü F€‚ReÀj 8 @phy@88e500022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynŽPr--ref.+,×~okayòƒ E„ S…Z—phy@88e700022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynŽpr+-ref.+(× ~disabledZ‘phy@88e800022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynŽ€r+-ref.+)× ~disabledZ“phy@88e900022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynŽ�r+-ref.+*× ~disabledZ•phy@88ea00022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phynŽ r+-ref.++× ~disabledZ–phy@88eb0002qcom,sc8280xp-qmp-usb43dp-phynް@ r+=+`+?+@-auxrefcom_auxusb3_pipeÅ+ .+9+F 5phycommon=×~okayâƒòW aZ/ports port@0nendpoint t†Zòport@1nendpoint t‡Z™port@2nendpoint tˆZ±phy@88ef0002qcom,sc8280xp-qmp-usb3-uni-phynŽð  r+6+4+8+9-auxrefcom_auxpipe.+;+? 5phyphy_phyÅ+ =Äusb2_phy0_pipe_clk× ~disabledZ’phy@88f10002qcom,sc8280xp-qmp-usb3-uni-phyn�  r+6+5+8+;-auxrefcom_auxpipe.+<+@ 5phyphy_phyÅ+ =Äusb2_phy1_pipe_clk× ~disabledZ”regulator@8900000<2qcom,sc8280xp-refgen-regulatorqcom,sm8250-refgen-regulatorn�–Zbphy@890200022qcom,sc8280xp-usb-hs-phyqcom,usb-snps-hs-5nm-phyn� ×r--ref.+-~okayò‰ E„ SŠZšphy@89030002qcom,sc8280xp-qmp-usb43dp-phyn�0@ r+B+^+D+E-auxrefcom_auxusb3_pipeÅ+ .+:+B 5phycommon=×~okayâ‰òa aZ0ports port@0nendpoint t‹Zõport@1nendpoint tŒZœport@2nendpoint t�Z´phy@8909a002qcom,sc8280xp-dp-phy@n�šœ�’ì�–ì��ÈrŽŽ -auxcfg_ahbÅ6 =× ~disabledZ×phy@890ca002qcom,sc8280xp-dp-phy@n�Êœ�Âì�Æì�ÀÈrŽŽ -auxcfg_ahbÅ6 =× ~disabledZÚpmu@909100002qcom,sc8280xp-llcc-bwmonqcom,sc7280-llcc-bwmonn  Q  ÷�opp-table2operating-points-v2Z�opp-0  �opp-1>Àopp-2Ôpopp-3' ˆopp-4,±hopp-5;0Xopp-6NÀ(opp-7Zøopp-8ci8opp-9yÃàopp-10|%@opp-11ŸAˆopp-12ºpmu@90b6400*2qcom,sc8280xp-cpu-bwmonqcom,sdm845-bwmonn d E 88÷�opp-table2operating-points-v2Z�opp-0"é€opp-1EÖèopp-2l}popp-3‹±¸opp-4»§opp-5Ù9`opp-6èÑ‘system-cache-controller@92000002qcom,sc8280xp-llcc�n € (€ 0€ 8€ @€ H€ P€ X€ `€l#llcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base Fusb@a4f8800 2qcom,sc8280xp-dwc3-mpqcom,dwc3n Oˆ QHr++ + +%+"++++úR-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys +"+ $ø ëÂø‘‚‡YXƒˆ\[dd~d�d€dƒd‚d…d„ddÆ9pwr_event_1pwr_event_2pwr_event_3pwr_event_4hs_phy_1hs_phy_2hs_phy_3hs_phy_4dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2dp_hs_phy_3dm_hs_phy_3dp_hs_phy_4dm_hs_phy_4ss_phy_1ss_phy_2Å+ Q.+40 : 89;Ìusb-ddrapps-usb  ~disabledZcusb@a400000 2snps,dwc3n @Í … I,A‘’“”•–*Fusb2-0usb3-0usb2-1usb3-1usb2-2usb2-3 „host Œ ¤Zdusb@a6f88002qcom,sc8280xp-dwc3qcom,dwc3n oˆ QHr+ +&++++(++++úR-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys +(+&$ø ëÂD‘$%dddŠ<9pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irqÅ+ Q.+50 : 899Ìusb-ddrapps-usb ~okayZeusb@a600000 2snps,dwc3n `Í # I,  A—/Fusb2-phyusb3-phy Œ ¤ „hostZfports port@0nendpoint t˜Zñport@1nendpoint t™Z‡usb@a8f88002qcom,sc8280xp-dwc3qcom,dwc3n �ˆ QHr+!+,++1+.++++úR-cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys +.+,$ø ëÂD‘+d d dˆ<9pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irqÅ+ Q.+60 : 89:Ìusb-ddrapps-usb ~okayZgusb@a800000 2snps,dwc3n €Í * I,` Aš0Fusb2-phyusb3-phy Œ ¤ „hostZhports port@0nendpoint t›Zôport@1nendpoint tœZŒcci@ac4a000#2qcom,sc8280xp-cciqcom,msm8996-ccin Ä  Ì r��„�"�%-camnoc_axislow_ahb_srccpas_ahbcciÅ�îž Ÿødefaultsleep  ~disabledZii2c-bus@0nJB@ Zji2c-bus@1nJB@ Zkcci@ac4b000#2qcom,sc8280xp-cciqcom,msm8996-ccin İ  r��„�"�%-camnoc_axislow_ahb_srccpas_ahbcciÅ�î  ¡ødefaultsleep  ~disabledZli2c-bus@0nJB@ Zmi2c-bus@1nJB@ Zncci@ac4c000#2qcom,sc8280xp-cciqcom,msm8996-ccin ÄÀ ‹ r��„�"�%-camnoc_axislow_ahb_srccpas_ahbcciÅ�î¢ £ødefaultsleep  ~disabledZoi2c-bus@0nJB@ Zpi2c-bus@1nJB@ Zqcci@ac4d000#2qcom,sc8280xp-cciqcom,msm8996-ccin ÄÐ Š r��„�"�%-camnoc_axislow_ahb_srccpas_ahbcciÅ�î¤ ¥ødefaultsleep  ~disabledZri2c-bus@0nJB@ Zsi2c-bus@1nJB@ Ztcamss@ac5a0002qcom,sc8280xp-camss@n Å  ÅÀ ÆP Æp Êð@ Ë0 Ë`@ Ë  ËÐ@ Ì Ì@@ Ì€ ̰@ Ìð Í @ Í` Í�@ ÍÐ Î@ Î@ #csiphy2csiphy3csiphy0csiphy1vfe0csid0vfe1csid1vfe2csid2vfe_lite0csid0_litevfe_lite1csid1_litevfe_lite2csid2_litevfe_lite3csid3_litevfe3csid3ðghÀÐÑÒÓÔÕÝÞ߀�ö÷øùúü 9csid1_litevfe_lite1csiphy3csid0vfe0csid1vfe1csid0_litevfe_lite0csiphy0csiphy1csiphy2csid2vfe2csid3_litecsid2_litevfe_lite3vfe_lite2csid3vfe3(Å�����Óife0ife1ife2ife3top@r��"�,�$�-�&�.�(�/�*�5�6�8�9�<�=�?�@�C�D�F�G�J�K�M�N�Q�S�T�V�X�Y�[�]�^�`�b�c++Â-camnoc_axicpas_ahbcsiphy0csiphy0_timercsiphy1csiphy1_timercsiphy2csiphy2_timercsiphy3csiphy3_timervfe0_axivfe0vfe0_cphy_rxvfe0_csidvfe1_axivfe1vfe1_cphy_rxvfe1_csidvfe2_axivfe2vfe2_cphy_rxvfe2_csidvfe3_axivfe3vfe3_cphy_rxvfe3_csidvfe_lite0vfe_lite0_cphy_rxvfe_lite0_csidvfe_lite1vfe_lite1_cphy_rxvfe_lite1_csidvfe_lite2vfe_lite2_cphy_rxvfe_lite2_csidvfe_lite3vfe_lite3_cphy_rxvfe_lite3_csidgcc_axi_hfgcc_axi_sfÀI, à, à, @à, `à, €à, àà, Àà,  à,$à,$ à,$@à,$`à,$€à,$àà,$Àà,$ à` 89¦ ¦ ¦ 0Ìcam_ahbcam_hf_mnoccam_sf_mnoccam_sf_icp_mnoc ~disabledZuports port@0n port@1n port@2n port@3n clock-controller@ad000002qcom,sc8280xp-camccn Ðr+--.Å6#=…*Z�display-subsystem@ae000002qcom,sc8280xp-mdssn à#mdssr+-§§<-ifaceahbcore S0 ¦ ¦ Ìmdp0-memmdp1-mem I,ŧ.§ò Q~okayZ¨display-controller@ae010002qcom,sc8280xp-dpu n àð ë0 #mdpvbif0r+.+/§§?§<§K!-busnrt_busifacelutcorevsync¨Å6 §K$ø÷©Zvports port@0nendpoint tªZ°port@4nendpoint t«Z³port@5nendpoint t¬Zºport@6nendpoint t­Z·opp-table2operating-points-v2Z©opp-200000000ü ëÂ#opp-300000000üá£$opp-375000000üZ À‚opp-500000000üÍeQopp-600000000ü#ÃF®displayport-controller@ae900002qcom,sc8280xp-dpPn é é é é é¨ 0r§§§§§§J-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel §§§ ¼///A/Fdp"÷¯Å6~okayZwports port@0nendpoint t°Zªport@1nendpoint Ó t±Zˆopp-table2operating-points-v2Z¯opp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qdisplayport-controller@ae980002qcom,sc8280xp-dpPn é€ é‚ é„ é� 锨 0r§§§§§ §"J-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel §§!§# ¼000A0Fdp"÷²Å6~okayZxports port@0nendpoint t³Z«port@1nendpoint Ó t´Z�opp-table2operating-points-v2Z²opp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qdisplayport-controller@ae9a0002qcom,sc8280xp-dpPn é  é¢ é¤ é° é´0r§§%§'§*§+§-J-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel¨AµFdpÅ6 §(§,§. ¼µµµ÷¶" ~disabledZyports port@0nendpoint t·Z­port@1nendpointZzopp-table2operating-points-v2Z¶opp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qdisplayport-controller@aea00002qcom,sc8280xp-edpPn ê ê ê ê ê(r§§/§1§4§5;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel¨A¸FdpÅ6 §2§6 ¼¸¸÷¹~okay ÓZ{ports port@0nendpoint tºZ¬port@1nendpoint t»Z¾opp-table2operating-points-v2Z¹opp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qaux-buspanel 2edp-panel Þ¼ ë½portendpoint t¾Z»phy@aec2a002qcom,sc8280xp-dp-phy@n ì*œ ì"ì ì&ì ì Èr§%§ -auxcfg_ahbÅ6 =× ~disabledZµphy@aec5a002qcom,sc8280xp-edp-phy@n ìZœ ìRì ìVì ìPÈr§/§ -auxcfg_ahbÅ6 =×~okayâ`òaZ¸clock-controller@af000002qcom,sc8280xp-dispcc0n ðdr+--.//00µµ¸¸Å6=*…~okayZ§interrupt-controller@b2200002qcom,sc8280xp-pdcqcom,pdc n "Àð`¬ õà((Œ672;8>v@²B¶EVF6|aŸ~ Ð¨!©ØÇ ÉÁÊYËÃÌÎÍÎCÏ�Ð�Ñ“ÒzÓ»ÔÁÕÂփ؆݆â¼åðè éyêtëŠìYí\î‰ïœðnñµò/÷øù—úüýýþûÿÆ‹ržòZdthermal-sensor@c251000"2qcom,sc8280xp-tsensqcom,tsens-v2 n %ÿ "@  ‘dzd|9uplowcritical Zäthermal-sensor@c252000"2qcom,sc8280xp-tsensqcom,tsens-v2 n % ÿ "P ‘d{d}9uplowcritical Z|thermal-sensor@c263000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &0ÿ "  ‘dd9uplowcritical Zãrestart@c264000 2qcom,psholdn &@ ~reservedthermal-sensor@c265000"2qcom,sc8280xp-tsensqcom,tsens-v2 n &Pÿ "0 ‘dd9uplowcritical Zçpower-management@c300000%2qcom,sc8280xp-aoss-qmpqcom,aoss-qmpn 0‘* ¥*=Zgsram@c3f00002qcom,rpmh-statsn ?šgspmi@c4400002qcom,spmi-pmic-arbPn D ``p @ `#corechnlsobsrvrintrcnfg 9periph_irq ‘d ) 1 òZ¿pmic@02qcom,pmk8350qcom,spmi-pmicn Z}pon@13002qcom,pmk8350-ponn #hlospbsZ~pwrkey2qcom,pmk8350-pwrkey‘¿ >t~okayZresin2qcom,pmk8350-resin‘¿ ~disabledZ€adc@31002qcom,spmi-adc7n1‘¿1  IZÁchannel@3n [Øpmk8350_die_tempchannel@44nD lÈ €Øpmk8350_xo_thermchannel@103n [Øpmc8280_1_die_tempchannel@303n [Øpmc8280_2_die_tempchannel@403n [Øpmr735a_die_tempadc-tm@34002qcom,spmi-adc-tm5-gen2n4‘¿4   ~disabledZ�rtc@61002qcom,pmk8350-rtcnab #rtcalarm‘¿b ~okay ‘À �offsetZ‚nvram@85002qcom,spmi-sdamn…  Q…~okayZƒrtc-offset@bcn¼ZÀpmic@12qcom,pm8350qcom,spmi-pmicn Z„temp-alarm@a002qcom,spmi-temp-alarmn ‘¿  ®Á ºthermal Zègpio@8800 2qcom,pm8350-gpioqcom,spmi-gpionˆ2N BòZÂedp-bl-en-stateZgpio8_normalZîedp-bl-reg-en-stateZgpio9_normalZøkypd-vol-up-n-stateZgpio6_normal Ë Ø¨Zðmisc-3p3-reg-en-stateZgpio2_normalZúpmic@22qcom,pm8350cqcom,spmi-pmicn Z…temp-alarm@a002qcom,spmi-temp-alarmn ‘¿  Zégpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpionˆ2Nà BòZÃedp-bl-pwm-stateZgpio8_func1Zïpwm2qcom,pm8350c-pwm  å~okayZìpmic@32qcom,pm8350qcom,spmi-pmicn Z†temp-alarm@a002qcom,spmi-temp-alarmn ‘¿  ®Á ºthermal Zêgpio@8800 2qcom,pm8350-gpioqcom,spmi-gpionˆ2NÄ BòZÄwwan-sw-en-stateZgpio1_normalZüpmic@42qcom,pmr735aqcom,spmi-pmicn Z‡temp-alarm@a002qcom,spmi-temp-alarmn ‘¿  ®Á ºthermal Zëgpio@8800!2qcom,pmr735a-gpioqcom,spmi-gpionˆ2NÅBòZÅhastings-reg-en-stateZgpio1_normalZûpinctrl@f1000002qcom,sc8280xp-tlmmn0 Ð2BòN?æ ðd( þJS}€šZ?cci0-default-stateZžcci0-i2c0-default-pinsZgpio113gpio114_cci_i2ch ØZˆcci0-i2c1-default-pinsZgpio115gpio116_cci_i2ch ØZ‰cci0-sleep-stateZŸcci0-i2c0-sleep-pinsZgpio113gpio114_cci_i2chÀZŠcci0-i2c1-sleep-pinsZgpio115gpio116_cci_i2chÀZ‹cci1-default-stateZ cci1-i2c0-default-pinsZgpio10gpio11_cci_i2ch ØZŒcci1-i2c1-default-pinsZgpio123gpio124_cci_i2ch ØZ�cci1-sleep-stateZ¡cci1-i2c0-sleep-pinsZgpio10gpio11_cci_i2chÀZŽcci1-i2c1-sleep-pinsZgpio123gpio124_cci_i2chÀZ�cci2-default-stateZ¢cci2-i2c0-default-pinsZgpio117gpio118_cci_i2ch ØZ�cci2-i2c1-default-pinsZgpio12gpio13_cci_i2ch ØZ‘cci2-sleep-stateZ£cci2-i2c0-sleep-pinsZgpio117gpio118_cci_i2chÀZ’cci2-i2c1-sleep-pinsZgpio12gpio13_cci_i2chÀZ“cci3-default-stateZ¤cci3-i2c0-default-pinsZgpio145gpio146_cci_i2ch ØZ”cci3-i2c1-default-pinsZgpio164gpio165_cci_i2ch ØZ•cci3-sleep-stateZ¥cci3-i2c0-sleep-pinsZgpio145gpio146_cci_i2chÀZ–cci3-i2c1-sleep-pinsZgpio164gpio165_cci_i2chÀZ—qup-uart18-default-stateZ=cts-pinsZgpio66_qup18h�rts-pinsZgpio67_qup18h�tx-pinsZgpio68_qup18h�rx-pinsZgpio69_qup18h�bt-en-stateZgpio133_gpioh�Zedp-reg-en-stateZgpio25_gpioh�Z÷i2c4-default-stateZgpio171gpio172_qup4h�ZMi2c21-default-stateZgpio81gpio82_qup21h�Z>kybd-default-stateZBdisable-pinsZgpio102_gpioµint-n-pinsZgpio104_gpio�reset-pinsZgpio105_gpio�nvme-reg-en-stateZgpio135_gpioh�Zùpcie2a-default-stateZ[clkreq-n-pinsZgpio142_pcie2a_clkreqh Øperst-n-pinsZgpio143_gpioh�wake-n-pinsZgpio145_gpioh Øpcie3a-default-stateZYclkreq-n-pinsZgpio150_pcie3a_clkreqh Øperst-n-pinsZgpio151_gpioh�wake-n-pinsZgpio148_gpioh Øpcie4-default-stateZSclkreq-n-pinsZgpio140 _pcie4_clkreqh Øperst-n-pinsZgpio141_gpioh�wake-n-pinsZgpio139_gpioh Øsdc2-default-stateZ~clk-pins Zsdc2_clkh�cmd-pins Zsdc2_cmdh Ødata-pins Zsdc2_datah Øcard-detect-pinsZgpio131_gpioh�sdc2-sleep-stateZclk-pins Zsdc2_clkh�cmd-pins Zsdc2_cmdh Ødata-pins Zsdc2_datah Øcard-detect-pinsZgpio131_gpioh�tpad-default-stateZAint-n-pinsZgpio182_gpio�ts0-default-stateZNint-n-pinsZgpio175_gpio�reset-n-pinsZgpio99_gpio�uart2-default-stateZDcts-pinsZgpio121_qup2Žrts-pinsZgpio122_qup2h�rx-pinsZgpio124_qup2 Øtx-pinsZgpio123_qup2h�usb0-sbu-stateZýoe-n-pinsZgpio101_gpio�hœsel-pinsZgpio164_gpio�hmode-pinsZgpio167_gpio�hœusb1-sbu-stateZÿoe-n-pinsZgpio48_gpio�hœsel-pinsZgpio47_gpio�hmode-pinsZgpio50_gpio�hœwlan-en-stateZgpio134_gpioh�Ziommu@14f80000 2arm,smmu-v3nøâ$·»¹9eventqgerrorcmdq-sync¸ ~reservedZ˜iommu@15000000#2qcom,sc8280xp-smmu-500arm,mmu-500nâï@Aghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸š›¤�¦ÃÄÅÆÇžÈÉÊË��Ž�Œ‹Š‰ˆ‡†…„ƒ‚�€~}|{z¸Z,interrupt-controller@17a00000 2arm,gic-v3ò n ¦    * QZmsi-controller@17a400002arm,gic-v3-itsn¤ ? NZPwatchdog@17c10000%2qcom,apss-wdt-sc8280xpqcom,kpss-wdtnÁr. timer@17c200002arm,armv7-timer-memn Q frame@17c21000 Yn frame@17c23000 Y  nÂ0 ~disabledframe@17c25000 Y  nÂP ~disabledframe@17c27000 Y  nÂ` ~disabledframe@17c29000 Y  nÂ� ~disabledframe@17c2b000 Y  n° ~disabledframe@17c2d000 Y nÂÐ ~disabledrsc@182000002qcom,rpmh-rsc0n !"#drv-0drv-1drv-2$ f  v ‚ Øapps_rscÅ%Z™bcm-voter2qcom,bcm-voterZ"clock-controller2qcom,sc8280xp-rpmh-clk=-xorÆZ-power-controller2qcom,sc8280xp-rpmhpd*÷ÇZ6opp-table2operating-points-v2ZÇopp1ØZšopp2Ø0Z›opp3Ø@Z#opp4Ø€Z$opp5ØÀZ‚opp6ØZQopp7Ø@Zœopp8ØPZ�opp9Ø€Zžopp10Ø Z®regulators-02qcom,pm8350-rpmh-regulators ’b ŸÈsmps10 °vreg_s10b ¿w@ ×w@ ï  Zsmps11 °vreg_s11b ¿hÀ ×hÀ ïZÈsmps12 °vreg_s12b ¿À ×À ïZldo3 °vreg_l3b ¿O€ ×O€ ï Zaldo4 °vreg_l4b ¿ ê€ × ê€ ïZ‰ldo6 °vreg_l6b ¿ m€ × m€ ï Z`regulators-12qcom,pm8350c-rpmh-regulators ’csmps1 °vreg_s1c ¿Ï ×Ï ïZldo1 °vreg_l1c ¿w@ ×w@ ïZ„ldo6 °vreg_l6c ¿w@ ×-*€ ïZ�ldo7 °vreg_l7c ¿&5@ ×&5@ ï , EZ]ldo9 °vreg_l9c ¿-*€ ×-*€ ïZ€ldo13 °vreg_l13c ¿.à ×.à ïZŠregulators-22qcom,pm8350-rpmh-regulators ’d ]Èldo3 °vreg_l3d ¿O€ ×O€ ï , EZ^ldo4 °vreg_l4d ¿O€ ×O€ ïZWldo6 °vreg_l6d ¿ m€ × m€ ïZVldo7 °vreg_l7d ¿.à ×.à ïZ…ldo9 °vreg_l9d ¿ ê€ × ê€ ïZƒinterconnect@18590000#2qcom,sc8280xp-epss-l3qcom,epss-l3nYr-+ -xoalternateÍZcpufreq@18591000-2qcom,sc8280xp-cpufreq-epssqcom,cpufreq-epss nYY #freq-domain0freq-domain1 9dcvsh-irq-0dcvsh-irq-1r-+ -xoalternate n=Zremoteproc@1b3000002qcom,sc8280xp-nsp0-pasn0@‘BÉÉÉÉ#9wdogfatalreadyhandoverstop-ackr--xoÅ6 66  ÓnspcxmxcŒÊ£Ë´stop Ì ~okayÊqcom/sc8280xp/qccdsp8280.mbnZŸglink-edge‘* ¥*Ønsp0»fastrpc 2qcom,fastrpcÞfastrpcglink-apps-dspØcdsp compute-cb@12qcom,fastrpc-compute-cbn I,1� compute-cb@22qcom,fastrpc-compute-cbn I,1‚ compute-cb@32qcom,fastrpc-compute-cbn I,1ƒ compute-cb@42qcom,fastrpc-compute-cbn I,1„ compute-cb@52qcom,fastrpc-compute-cbn I,1… compute-cb@62qcom,fastrpc-compute-cbn I,1† compute-cb@72qcom,fastrpc-compute-cbn I,1‡ compute-cb@82qcom,fastrpc-compute-cbn I,1ˆ compute-cb@92qcom,fastrpc-compute-cbn  I,1‹ compute-cb@102qcom,fastrpc-compute-cbn  I,1‹ compute-cb@112qcom,fastrpc-compute-cbn  I,1Œ compute-cb@122qcom,fastrpc-compute-cbn  I,1� compute-cb@132qcom,fastrpc-compute-cbn  I,1Ž compute-cb@142qcom,fastrpc-compute-cbn I,1� remoteproc@213000002qcom,sc8280xp-nsp1-pasn!0@‘wÍÍÍÍ#9wdogfatalreadyhandoverstop-ackr--xoÅ6 66  ÓnspcxmxcŒÎ£Ï´stop Ð  ~disabledZ glink-edge‘* ¥*Ønsp1» display-subsystem@220000002qcom,sc8280xp-mdssn"#mdssr+-ŽŽ<-ifaceahbcore0 ¦ ¦ Ìmdp0-memmdp1-mem a I,ÅŽ.Žò Q ~disabledZÑdisplay-controller@220010002qcom,sc8280xp-dpu n"ð" 0 #mdpvbif0r+.+/ŽŽ?Ž<ŽK!-busnrt_busifacelutcorevsyncÑÅ6 ŽK$ø÷ÒZ¡ports port@0nendpoint tÓZÙport@4nendpoint tÔZÜport@5nendpoint tÕZâport@6nendpoint tÖZßopp-table2operating-points-v2ZÒopp-200000000ü ëÂ#opp-300000000üá£$opp-375000000üZ À‚opp-500000000üÍeQopp-600000000ü#ÃF®displayport-controller@220900002qcom,sc8280xp-dpPn" " " " " 0rŽŽŽŽŽŽJ-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixelÑ A×FdpÅ6 ŽŽŽ ¼×××÷Ø" ~disabledZ¢ports port@0nendpoint tÙZÓport@1nendpointZ£opp-table2operating-points-v2ZØopp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qdisplayport-controller@220980002qcom,sc8280xp-dpPn" €" ‚" „" �" ”0rŽŽŽŽŽ Ž"J-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixelÑ AÚFdpÅ6 ŽŽ!Ž# ¼ÚÚÚ÷Û" ~disabledZ¤ports port@0nendpoint tÜZÔport@1nendpointZ¥opp-table2operating-points-v2ZÛopp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qdisplayport-controller@2209a0002qcom,sc8280xp-dpPn"  " ¢" ¤" °" ´0rŽŽ%Ž'Ž*Ž+Ž-J-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixelÑAÝFdpÅ6 Ž(Ž,Ž. ¼ÝÝÝ÷Þ" ~disabledZ¦ports port@0nendpoint tßZÖport@1nendpointZ§opp-table2operating-points-v2ZÞopp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qdisplayport-controller@220a00002qcom,sc8280xp-dpPn" " " " " (rŽŽ/Ž1Ž4Ž5;-core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelÑAàFdpÅ6 Ž2Ž6 ¼àà÷á" ~disabledZ¨ports port@0nendpoint tâZÕport@1nendpointZ©opp-table2operating-points-v2Záopp-160000000ü ‰h#opp-270000000ü߀$opp-540000000ü /¿‚opp-810000000ü0Gž€Qphy@220c2a002qcom,sc8280xp-dp-phy@n" *œ" "ì" &ì" ÈrŽ%Ž -auxcfg_ahbÅ6 =× ~disabledZÝphy@220c5a002qcom,sc8280xp-dp-phy@n" Zœ" Rì" Vì" PÈrŽ/Ž -auxcfg_ahbÅ6 =× ~disabledZàclock-controller@221000002qcom,sc8280xp-dispcc1n"dr+--××ÚÚÝÝààÅ6=*… ~disabledZŽethernet@230000002qcom,sc8280xp-ethqos n##`#stmmacethrgmii r+9+>+:+<-stmmacethpclkptp_refrgmii¡—9macirqeth_lpi I,@Å+ PY bp ~disabledZªsoundZ«thermal-zonescpu0-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu1-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu2-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu3-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu4-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu5-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu6-thermal �ú —ãtripscpu-crit §­° ³è icriticalcpu7-thermal �ú —ãtripscpu-crit §­° ³è icriticalcluster0-thermal �ú —ã tripscpu-crit §­° ³è icriticalgpu-thermal �ú —äcooling-mapsmap0 ¾å Ãæÿÿÿÿÿÿÿÿtripstrip-point0 §L ³èipassiveZåtrip-point1 §­° ³è icriticalmem-thermal �ú —çtripstrip-point0 §_� ³Ðihotpm8280-1-thermal �d —èZ¬tripstrip0 §s ³ipassivetrip1 §Á8 ³ icriticalpmc8280c-thermal �d —éZ­tripstrip0 §s ³ipassivetrip1 §Á8 ³ icriticalpm8280-2-thermal �d —êZ®tripstrip0 §s ³ipassivetrip1 §Á8 ³ icriticalpmr735a-thermal �d —ëZ¯tripstrip0 §s ³ipassivetrip1 §Á8 ³ icriticaltimer2arm,armv8-timer0 ÿÿ ÿ ÿaliases! Ò/soc@0/geniqup@9c0000/i2c@990000! ×/soc@0/geniqup@8c0000/i2c@894000$ Ý/soc@0/geniqup@8c0000/serial@884000$ å/soc@0/geniqup@9c0000/serial@988000backlight2pwm-backlight íìB@ ò ÞíødefaultîîïZ½chosen ÿserial0:115200n8gpio-keys 2gpio-keysîðødefaultkey-vol-up Øvolume_up e >s pmic-glink)2qcom,sc8280xp-pmic-glinkqcom,pmic-glink connector@02usb-c-connectorn dual dualports port@0nendpoint tñZ˜port@1nendpoint tòZ†port@2nendpoint tóZþconnector@12usb-c-connectorn dual dualports port@0nendpoint tôZ›port@1nendpoint tõZ‹port@2nendpoint töZregulator-edp-3p32regulator-fixed °VREG_EDP_3P3 ¿2Z  ×2Z  ? %ødefaultî÷ Z¼regulator-edp-bl2regulator-fixed °VREG_EDP_BL ¿6î€ ×6î€   %ødefaultîø Zíregulator-nvme2regulator-fixed °VREG_NVME_3P3 ¿2Z  ×2Z  ?‡ %ødefaultîùZZregulator-misc-3p32regulator-fixed °VREG_MISC_3P3 ¿2Z  ×2Z   %ødefaultîú  Z@regulator-wlan2regulator-fixed °VPH_PWR_WLAN ¿;‚` ×;‚` Å %ødefaultîû ZRregulator-wwan2regulator-fixed °SDX_VPH_PWR ¿2Z  ×2Z  Ä %ødefaultîü ZXusb0-sbu-mux2pericom,pi3usb102gpio-sbu-mux ò?e 8?¤ødefaultîý E aportendpoint tþZóusb1-sbu-mux2pericom,pi3usb102gpio-sbu-mux ò?0 8?/ødefaultîÿ E aportendpoint tZöwcn6855-pmu2qcom,wcn6855-pmuîødefault Q?† c?… s?„ €? � › « » ÍÈ Þ ïÈregulatorsldo0 °vreg_pmu_rfa_cmn_0p8ZEldo1 °vreg_pmu_aon_0p8ZFldo2 °vreg_pmu_wlcx_0p8ZGldo3 °vreg_pmu_wlmx_0p8ZHldo4 °vreg_pmu_btcmx_0p8ZIldo5 °vreg_pmu_pcie_1p8ZTldo6 °vreg_pmu_pcie_0p9ZUldo7 °vreg_pmu_rfa_0p8ZJldo8 °vreg_pmu_rfa_1p2ZKldo9 °vreg_pmu_rfa_1p7ZL__symbols__/clocks/xo-board-clk /clocks/sleep-clk */cpus/cpu@0//cpus/cpu@0/l2-cache4/cpus/cpu@0/l2-cache/l3-cache9/cpus/cpu@100>/cpus/cpu@100/l2-cacheE/cpus/cpu@200J/cpus/cpu@200/l2-cacheQ/cpus/cpu@300V/cpus/cpu@300/l2-cache]/cpus/cpu@400b/cpus/cpu@400/l2-cachei/cpus/cpu@500n/cpus/cpu@500/l2-cacheu/cpus/cpu@600z/cpus/cpu@600/l2-cache�/cpus/cpu@700†/cpus/cpu@700/l2-cache �/cpus/idle-states/cpu-sleep-0-0  /cpus/idle-states/cpu-sleep-1-0)°/cpus/domain-idle-states/cluster-sleep-0À/firmware/scmÄ/interconnect-aggre1-nocÏ/interconnect-aggre2-nocÚ/interconnect-clk-virtã/interconnect-config-nocî/interconnect-dc-nocõ/interconnect-gem-nocý/interconnect-lpass-ag-noc/interconnect-mc-virt/interconnect-mmss-noc/interconnect-nspa-noc!/interconnect-nspb-noc*/interconnect-system-noc5/opp-table-cpu0D/opp-table-cpu4S/opp-table-qup100mhzh/psci/power-domain-cpu0p/psci/power-domain-cpu1x/psci/power-domain-cpu2€/psci/power-domain-cpu3ˆ/psci/power-domain-cpu4�/psci/power-domain-cpu5˜/psci/power-domain-cpu6 /psci/power-domain-cpu7 ¨/psci/power-domain-cpu-cluster0(³/reserved-memory/cmd-db-region@80860000&º/reserved-memory/smem-region@80900000"Ã/reserved-memory/gpu-mem@8bf00000&Ï/reserved-memory/adsp-region@86c00000&Ü/reserved-memory/slpi-region@88c00000'é/reserved-memory/cdsp0-region@8a100000'ö/reserved-memory/cdsp1-region@8c600000/smp2p-adsp/master-kernel/smp2p-adsp/slave-kernel /smp2p-nsp0/master-kernel//smp2p-nsp0/slave-kernel=/smp2p-nsp1/master-kernelL/smp2p-nsp1/slave-kernelZ/smp2p-slpi/master-kerneli/smp2p-slpi/slave-kernelw/soc@0{/soc@0/ethernet@20000…/soc@0/clock-controller@100000‰/soc@0/mailbox@408000Ž/soc@0/efuse@784000&•/soc@0/efuse@784000/gpu-speed-bin@18b£/soc@0/dma-controller@800000¬/soc@0/geniqup@8c0000!±/soc@0/geniqup@8c0000/i2c@880000!·/soc@0/geniqup@8c0000/spi@880000!½/soc@0/geniqup@8c0000/i2c@884000!Ã/soc@0/geniqup@8c0000/spi@884000$É/soc@0/geniqup@8c0000/serial@884000!Ð/soc@0/geniqup@8c0000/i2c@888000!Ö/soc@0/geniqup@8c0000/spi@888000$Ü/soc@0/geniqup@8c0000/serial@888000!ã/soc@0/geniqup@8c0000/i2c@88c000!é/soc@0/geniqup@8c0000/spi@88c000!ï/soc@0/geniqup@8c0000/i2c@890000!õ/soc@0/geniqup@8c0000/spi@890000! ×/soc@0/geniqup@8c0000/i2c@894000!û/soc@0/geniqup@8c0000/spi@894000!/soc@0/geniqup@8c0000/i2c@898000!/soc@0/geniqup@8c0000/spi@898000! /soc@0/geniqup@8c0000/i2c@89c000!/soc@0/geniqup@8c0000/spi@89c000/soc@0/dma-controller@900000"/soc@0/geniqup@9c0000!'/soc@0/geniqup@9c0000/i2c@980000!,/soc@0/geniqup@9c0000/spi@980000!1/soc@0/geniqup@9c0000/i2c@984000!6/soc@0/geniqup@9c0000/spi@984000!;/soc@0/geniqup@9c0000/i2c@988000!@/soc@0/geniqup@9c0000/spi@988000$E/soc@0/geniqup@9c0000/serial@988000!K/soc@0/geniqup@9c0000/i2c@98c000!P/soc@0/geniqup@9c0000/spi@98c000! Ò/soc@0/geniqup@9c0000/i2c@990000!U/soc@0/geniqup@9c0000/spi@990000!Z/soc@0/geniqup@9c0000/i2c@994000!_/soc@0/geniqup@9c0000/spi@994000!d/soc@0/geniqup@9c0000/i2c@998000!i/soc@0/geniqup@9c0000/spi@998000!n/soc@0/geniqup@9c0000/i2c@99c000!s/soc@0/geniqup@9c0000/spi@99c000x/soc@0/dma-controller@a00000�/soc@0/geniqup@ac0000!†/soc@0/geniqup@ac0000/i2c@a80000!‹/soc@0/geniqup@ac0000/spi@a80000!�/soc@0/geniqup@ac0000/i2c@a84000!•/soc@0/geniqup@ac0000/spi@a84000!š/soc@0/geniqup@ac0000/i2c@a88000! /soc@0/geniqup@ac0000/spi@a88000!¦/soc@0/geniqup@ac0000/i2c@a8c000!¬/soc@0/geniqup@ac0000/spi@a8c000!²/soc@0/geniqup@ac0000/i2c@a90000!¸/soc@0/geniqup@ac0000/spi@a90000!¾/soc@0/geniqup@ac0000/i2c@a94000!Ä/soc@0/geniqup@ac0000/spi@a94000!Ê/soc@0/geniqup@ac0000/i2c@a98000!Ð/soc@0/geniqup@ac0000/spi@a98000!Ö/soc@0/geniqup@ac0000/i2c@a9c000!Ü/soc@0/geniqup@ac0000/spi@a9c000â/soc@0/rng@10d3000æ/soc@0/pcie@1c00000ì/soc@0/pcie@1c00000/pcie@0ø/soc@0/phy@1c06000/soc@0/pcie@1c08000 /soc@0/pcie@1c08000/pcie@0/soc@0/phy@1c0e000!/soc@0/pcie@1c10000(/soc@0/pcie@1c10000/pcie@05/soc@0/phy@1c14000@/soc@0/pcie@1c18000G/soc@0/pcie@1c18000/pcie@0T/soc@0/phy@1c1e000_/soc@0/pcie@1c20000f/soc@0/pcie@1c20000/pcie@0s/soc@0/phy@1c24000~/soc@0/ufshc@1d84000‰/soc@0/phy@1d87000•/soc@0/ufshc@1da4000¡/soc@0/phy@1da7000®/soc@0/hwlock@1f40000¹/soc@0/syscon@1fc0000¾/soc@0/remoteproc@2400000Î/soc@0/remoteproc@3000000%Þ/soc@0/remoteproc@3000000/glink-edge3ô/soc@0/remoteproc@3000000/glink-edge/gpr/service@18ú/soc@0/remoteproc@3000000/glink-edge/gpr/service@1/dais:/soc@0/remoteproc@3000000/glink-edge/gpr/service@1/bedais3/soc@0/remoteproc@3000000/glink-edge/gpr/service@2D/soc@0/remoteproc@3000000/glink-edge/gpr/service@2/clock-controller/soc@0/rxmacro@3200000$/soc@0/soundwire@3210000)/soc@0/txmacro@32200001/soc@0/codec@3240000:/soc@0/soundwire@3250000 ?/soc@0/clock-controller@32a9000M/soc@0/soundwire@3330000R/soc@0/codec@3370000Z/soc@0/pinctrl@33c0000,e/soc@0/pinctrl@33c0000/tx-swr-default-state,t/soc@0/pinctrl@33c0000/rx-swr-default-state,ƒ/soc@0/pinctrl@33c0000/dmic01-default-state*’/soc@0/pinctrl@33c0000/dmic01-sleep-state,Ÿ/soc@0/pinctrl@33c0000/dmic23-default-state*®/soc@0/pinctrl@33c0000/dmic23-sleep-state-»/soc@0/pinctrl@33c0000/wsa-swr-default-state.Ë/soc@0/pinctrl@33c0000/wsa2-swr-default-state Ü/soc@0/clock-controller@33e0000ä/soc@0/gpu@3d00000è/soc@0/gpu@3d00000/zap-shader÷/soc@0/gpu@3d00000/opp-tableÔ/soc@0/gmu@3d6a000/soc@0/gmu@3d6a000/opp-table /soc@0/clock-controller@3d90000/soc@0/iommu@3da0000"/soc@0/mmc@8804000'/soc@0/mmc@8804000/opp-table6/soc@0/phy@88e5000B/soc@0/phy@88e7000O/soc@0/phy@88e8000\/soc@0/phy@88e9000i/soc@0/phy@88ea000v/soc@0/phy@88eb000)ƒ/soc@0/phy@88eb000/ports/port@0/endpoint)”/soc@0/phy@88eb000/ports/port@1/endpoint)«/soc@0/phy@88eb000/ports/port@2/endpoint¾/soc@0/phy@88ef000Ì/soc@0/phy@88f1000Ú/soc@0/regulator@8900000á/soc@0/phy@8902000í/soc@0/phy@8903000)ú/soc@0/phy@8903000/ports/port@0/endpoint) /soc@0/phy@8903000/ports/port@1/endpoint)"/soc@0/phy@8903000/ports/port@2/endpoint5/soc@0/phy@8909a00C/soc@0/phy@890ca00Q/soc@0/pmu@9091000/opp-tablef/soc@0/pmu@90b6400/opp-tablez/soc@0/usb@a4f8800€/soc@0/usb@a4f8800/usb@a400000‹/soc@0/usb@a6f8800‘/soc@0/usb@a6f8800/usb@a6000005œ/soc@0/usb@a6f8800/usb@a600000/ports/port@0/endpoint5ª/soc@0/usb@a6f8800/usb@a600000/ports/port@1/endpoint¸/soc@0/usb@a8f8800¾/soc@0/usb@a8f8800/usb@a8000005É/soc@0/usb@a8f8800/usb@a800000/ports/port@0/endpoint5×/soc@0/usb@a8f8800/usb@a800000/ports/port@1/endpointå/soc@0/cci@ac4a000ê/soc@0/cci@ac4a000/i2c-bus@0ô/soc@0/cci@ac4a000/i2c-bus@1þ/soc@0/cci@ac4b000/soc@0/cci@ac4b000/i2c-bus@0 /soc@0/cci@ac4b000/i2c-bus@1/soc@0/cci@ac4c000/soc@0/cci@ac4c000/i2c-bus@0&/soc@0/cci@ac4c000/i2c-bus@10/soc@0/cci@ac4d0005/soc@0/cci@ac4d000/i2c-bus@0?/soc@0/cci@ac4d000/i2c-bus@1I/soc@0/camss@ac5a000 O/soc@0/clock-controller@ad00000!U/soc@0/display-subsystem@ae00000<[/soc@0/display-subsystem@ae00000/display-controller@ae01000Re/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@0/endpointRu/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@4/endpointR…/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@5/endpointR•/soc@0/display-subsystem@ae00000/display-controller@ae01000/ports/port@6/endpointF¥/soc@0/display-subsystem@ae00000/display-controller@ae01000/opp-table@¹/soc@0/display-subsystem@ae00000/displayport-controller@ae90000VÃ/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@0/endpointVÐ/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/ports/port@1/endpointJÞ/soc@0/display-subsystem@ae00000/displayport-controller@ae90000/opp-table@ò/soc@0/display-subsystem@ae00000/displayport-controller@ae98000Vü/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@0/endpointV /soc@0/display-subsystem@ae00000/displayport-controller@ae98000/ports/port@1/endpointJ/soc@0/display-subsystem@ae00000/displayport-controller@ae98000/opp-table@+/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000V5/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@0/endpointVB/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/ports/port@1/endpointJP/soc@0/display-subsystem@ae00000/displayport-controller@ae9a000/opp-table@d/soc@0/display-subsystem@ae00000/displayport-controller@aea0000Vn/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@0/endpointV{/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/ports/port@1/endpointJ‰/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/opp-table\�/soc@0/display-subsystem@ae00000/displayport-controller@aea0000/aux-bus/panel/port/endpointª/soc@0/phy@aec2a00¸/soc@0/phy@aec5a00 Æ/soc@0/clock-controller@af00000$Î/soc@0/interrupt-controller@b220000Ò/soc@0/thermal-sensor@c251000Ù/soc@0/thermal-sensor@c252000à/soc@0/thermal-sensor@c263000ç/soc@0/thermal-sensor@c265000 î/soc@0/power-management@c300000÷/soc@0/spmi@c440000/soc@0/spmi@c440000/pmic@0$/soc@0/spmi@c440000/pmic@0/pon@1300+/soc@0/spmi@c440000/pmic@0/pon@1300/pwrkey*'/soc@0/spmi@c440000/pmic@0/pon@1300/resin$9/soc@0/spmi@c440000/pmic@0/adc@3100'F/soc@0/spmi@c440000/pmic@0/adc-tm@3400$U/soc@0/spmi@c440000/pmic@0/rtc@6100&a/soc@0/spmi@c440000/pmic@0/nvram@85004p/soc@0/spmi@c440000/pmic@0/nvram@8500/rtc-offset@bc{/soc@0/spmi@c440000/pmic@1*…/soc@0/spmi@c440000/pmic@1/temp-alarm@a00%™/soc@0/spmi@c440000/pmic@1/gpio@88005©/soc@0/spmi@c440000/pmic@1/gpio@8800/edp-bl-en-state9³/soc@0/spmi@c440000/pmic@1/gpio@8800/edp-bl-reg-en-state9Á/soc@0/spmi@c440000/pmic@1/gpio@8800/kypd-vol-up-n-state;Ï/soc@0/spmi@c440000/pmic@1/gpio@8800/misc-3p3-reg-en-stateß/soc@0/spmi@c440000/pmic@2*è/soc@0/spmi@c440000/pmic@2/temp-alarm@a00%ü/soc@0/spmi@c440000/pmic@2/gpio@88006 /soc@0/spmi@c440000/pmic@2/gpio@8800/edp-bl-pwm-state/soc@0/spmi@c440000/pmic@2/pwm#/soc@0/spmi@c440000/pmic@3*-/soc@0/spmi@c440000/pmic@3/temp-alarm@a00%A/soc@0/spmi@c440000/pmic@3/gpio@88006Q/soc@0/spmi@c440000/pmic@3/gpio@8800/wwan-sw-en-state\/soc@0/spmi@c440000/pmic@4*d/soc@0/spmi@c440000/pmic@4/temp-alarm@a00%w/soc@0/spmi@c440000/pmic@4/gpio@8800;…/soc@0/spmi@c440000/pmic@4/gpio@8800/hastings-reg-en-state`/soc@0/pinctrl@f100000*•/soc@0/pinctrl@f100000/cci0-default-stateA¢/soc@0/pinctrl@f100000/cci0-default-state/cci0-i2c0-default-pinsA´/soc@0/pinctrl@f100000/cci0-default-state/cci0-i2c1-default-pins(Æ/soc@0/pinctrl@f100000/cci0-sleep-state=Ñ/soc@0/pinctrl@f100000/cci0-sleep-state/cci0-i2c0-sleep-pins=á/soc@0/pinctrl@f100000/cci0-sleep-state/cci0-i2c1-sleep-pins*ñ/soc@0/pinctrl@f100000/cci1-default-stateAþ/soc@0/pinctrl@f100000/cci1-default-state/cci1-i2c0-default-pinsA/soc@0/pinctrl@f100000/cci1-default-state/cci1-i2c1-default-pins("/soc@0/pinctrl@f100000/cci1-sleep-state=-/soc@0/pinctrl@f100000/cci1-sleep-state/cci1-i2c0-sleep-pins==/soc@0/pinctrl@f100000/cci1-sleep-state/cci1-i2c1-sleep-pins*M/soc@0/pinctrl@f100000/cci2-default-stateAZ/soc@0/pinctrl@f100000/cci2-default-state/cci2-i2c0-default-pinsAl/soc@0/pinctrl@f100000/cci2-default-state/cci2-i2c1-default-pins(~/soc@0/pinctrl@f100000/cci2-sleep-state=‰/soc@0/pinctrl@f100000/cci2-sleep-state/cci2-i2c0-sleep-pins=™/soc@0/pinctrl@f100000/cci2-sleep-state/cci2-i2c1-sleep-pins*©/soc@0/pinctrl@f100000/cci3-default-stateA¶/soc@0/pinctrl@f100000/cci3-default-state/cci3-i2c0-default-pinsAÈ/soc@0/pinctrl@f100000/cci3-default-state/cci3-i2c1-default-pins(Ú/soc@0/pinctrl@f100000/cci3-sleep-state=å/soc@0/pinctrl@f100000/cci3-sleep-state/cci3-i2c0-sleep-pins=õ/soc@0/pinctrl@f100000/cci3-sleep-state/cci3-i2c1-sleep-pins0/soc@0/pinctrl@f100000/qup-uart18-default-state#/soc@0/pinctrl@f100000/bt-en-state(/soc@0/pinctrl@f100000/edp-reg-en-state*)/soc@0/pinctrl@f100000/i2c4-default-state+6/soc@0/pinctrl@f100000/i2c21-default-state*D/soc@0/pinctrl@f100000/kybd-default-state)Q/soc@0/pinctrl@f100000/nvme-reg-en-state,]/soc@0/pinctrl@f100000/pcie2a-default-state,l/soc@0/pinctrl@f100000/pcie3a-default-state+{/soc@0/pinctrl@f100000/pcie4-default-state*‰/soc@0/pinctrl@f100000/sdc2-default-state(œ/soc@0/pinctrl@f100000/sdc2-sleep-state*­/soc@0/pinctrl@f100000/tpad-default-state)º/soc@0/pinctrl@f100000/ts0-default-state+Æ/soc@0/pinctrl@f100000/uart2-default-state&Ô/soc@0/pinctrl@f100000/usb0-sbu-state&å/soc@0/pinctrl@f100000/usb1-sbu-state%ö/soc@0/pinctrl@f100000/wlan-en-stateþ/soc@0/iommu@14f80000/soc@0/iommu@15000000%/soc@0/interrupt-controller@17a00000=Ÿ/soc@0/interrupt-controller@17a00000/msi-controller@17a40000/soc@0/rsc@18200000 /soc@0/rsc@18200000/bcm-voter%//soc@0/rsc@18200000/clock-controller%6/soc@0/rsc@18200000/power-controller/=/soc@0/rsc@18200000/power-controller/opp-table4N/soc@0/rsc@18200000/power-controller/opp-table/opp14]/soc@0/rsc@18200000/power-controller/opp-table/opp24p/soc@0/rsc@18200000/power-controller/opp-table/opp34ƒ/soc@0/rsc@18200000/power-controller/opp-table/opp44’/soc@0/rsc@18200000/power-controller/opp-table/opp54¤/soc@0/rsc@18200000/power-controller/opp-table/opp64³/soc@0/rsc@18200000/power-controller/opp-table/opp74Å/soc@0/rsc@18200000/power-controller/opp-table/opp84×/soc@0/rsc@18200000/power-controller/opp-table/opp95è/soc@0/rsc@18200000/power-controller/opp-table/opp10(ü/soc@0/rsc@18200000/regulators-0/smps10(/soc@0/rsc@18200000/regulators-0/smps11(/soc@0/rsc@18200000/regulators-0/smps12&/soc@0/rsc@18200000/regulators-0/ldo3&#/soc@0/rsc@18200000/regulators-0/ldo4&,/soc@0/rsc@18200000/regulators-0/ldo6'5/soc@0/rsc@18200000/regulators-1/smps1&>/soc@0/rsc@18200000/regulators-1/ldo1&G/soc@0/rsc@18200000/regulators-1/ldo6&P/soc@0/rsc@18200000/regulators-1/ldo7&Y/soc@0/rsc@18200000/regulators-1/ldo9'b/soc@0/rsc@18200000/regulators-1/ldo13&l/soc@0/rsc@18200000/regulators-2/ldo3&u/soc@0/rsc@18200000/regulators-2/ldo4&~/soc@0/rsc@18200000/regulators-2/ldo6&‡/soc@0/rsc@18200000/regulators-2/ldo7&�/soc@0/rsc@18200000/regulators-2/ldo9™/soc@0/interconnect@18590000¡/soc@0/cpufreq@18591000¬/soc@0/remoteproc@1b300000¼/soc@0/remoteproc@21300000"Ì/soc@0/display-subsystem@22000000>Ò/soc@0/display-subsystem@22000000/display-controller@22001000TÜ/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@0/endpointTì/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@4/endpointTü/soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@5/endpointT /soc@0/display-subsystem@22000000/display-controller@22001000/ports/port@6/endpointH/soc@0/display-subsystem@22000000/display-controller@22001000/opp-tableB0/soc@0/display-subsystem@22000000/displayport-controller@22090000X:/soc@0/display-subsystem@22000000/displayport-controller@22090000/ports/port@0/endpointXG/soc@0/display-subsystem@22000000/displayport-controller@22090000/ports/port@1/endpointLU/soc@0/display-subsystem@22000000/displayport-controller@22090000/opp-tableBi/soc@0/display-subsystem@22000000/displayport-controller@22098000Xs/soc@0/display-subsystem@22000000/displayport-controller@22098000/ports/port@0/endpointX€/soc@0/display-subsystem@22000000/displayport-controller@22098000/ports/port@1/endpointLŽ/soc@0/display-subsystem@22000000/displayport-controller@22098000/opp-tableB¢/soc@0/display-subsystem@22000000/displayport-controller@2209a000X¬/soc@0/display-subsystem@22000000/displayport-controller@2209a000/ports/port@0/endpointX¹/soc@0/display-subsystem@22000000/displayport-controller@2209a000/ports/port@1/endpointLÇ/soc@0/display-subsystem@22000000/displayport-controller@2209a000/opp-tableBÛ/soc@0/display-subsystem@22000000/displayport-controller@220a0000Xå/soc@0/display-subsystem@22000000/displayport-controller@220a0000/ports/port@0/endpointXò/soc@0/display-subsystem@22000000/displayport-controller@220a0000/ports/port@1/endpointL/soc@0/display-subsystem@22000000/displayport-controller@220a0000/opp-table/soc@0/phy@220c2a00"/soc@0/phy@220c5a00!0/soc@0/clock-controller@221000008/soc@0/ethernet@23000000B/sound-H/thermal-zones/gpu-thermal/trips/trip-point0 S/thermal-zones/pm8280-1-thermal d/thermal-zones/pmc8280c-thermal u/thermal-zones/pm8280-2-thermal†/thermal-zones/pmr735a-thermal ë/backlight.–/pmic-glink/connector@0/ports/port@0/endpoint.©/pmic-glink/connector@0/ports/port@1/endpoint.¼/pmic-glink/connector@0/ports/port@2/endpoint.Ð/pmic-glink/connector@1/ports/port@0/endpoint.ã/pmic-glink/connector@1/ports/port@1/endpoint.ö/pmic-glink/connector@1/ports/port@2/endpoint /regulator-edp-3p3 /regulator-edp-bl #/regulator-nvme -/regulator-misc-3p3 ;/regulator-wlan E/regulator-wwan O/usb0-sbu-mux/port/endpoint \/usb1-sbu-mux/port/endpoint i/wcn6855-pmu/regulators/ldo0 ~/wcn6855-pmu/regulators/ldo1 �/wcn6855-pmu/regulators/ldo2 ¡/wcn6855-pmu/regulators/ldo3 ³/wcn6855-pmu/regulators/ldo4 Æ/wcn6855-pmu/regulators/ldo5 Ø/wcn6855-pmu/regulators/ldo6 ê/wcn6855-pmu/regulators/ldo7 û/wcn6855-pmu/regulators/ldo8! /wcn6855-pmu/regulators/ldo9 interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregclocksenable-methodcapacity-dmips-mhzdynamic-power-coefficientnext-level-cachepower-domainspower-domain-namesqcom,freq-domainoperating-points-v2interconnects#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-mode#interconnect-cellsqcom,bcm-votersopp-sharedopp-hzopp-peak-kBpsrequired-oppsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlockssizereusablelinux,cma-defaultqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-rangesreg-namesclock-namesinterrupt-namesiommussnps,tsosnps,pblrx-fifo-depthtx-fifo-depthstatus#reset-cells#mbox-cellsbitsdma-channelsdma-channel-mask#dma-cellsinterconnect-namesdmasdma-namespinctrl-0pinctrl-nameshid-descr-addrvdd-supplywakeup-sourcevddrfacmn-supplyvddaon-supplyvddwlcx-supplyvddwlmx-supplyvddbtcmx-supplyvddrfa0p8-supplyvddrfa1p2-supplyvddrfa1p8-supplybus-rangedma-coherentlinux,pci-domainnum-lanesmsi-mapinterrupt-map-maskinterrupt-mapassigned-clocksassigned-clock-ratesresetsreset-namesphysphy-namesmax-link-speedperst-gpioswake-gpiosvddpe-3v3-supplyvddpcie1p8-supplyvddpcie0p9-supplyqcom,calibration-variantclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplyqcom,4ln-config-sellanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesfirmware-namelabelqcom,glink-channelsqcom,non-secure-domainqcom,domainqcom,intents#sound-dai-cellsqcom,protection-domainqcom,din-portsqcom,dout-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2qcom,ports-hstartqcom,ports-hstopqcom,ports-word-lengthqcom,ports-block-pack-modeqcom,ports-lane-controlqcom,ports-block-group-countgpio-controller#gpio-cellsgpio-rangespinsfunctiondrive-strengthslew-ratebias-disablebias-bus-holdoutput-highinput-enableoutput-lowbias-pull-downqcom,gmuopp-level#iommu-cells#global-interruptsbus-widthpinctrl-1vmmc-supplyvqmmc-supplycd-gpiosopp-avg-kBpsvdda18-supplyvdda33-supplyorientation-switchremote-endpointdr_modesnps,dis-u1-entry-quirksnps,dis-u2-entry-quirkassigned-clock-parentsdata-lanespower-supplybacklightqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channellinux,code#io-channel-cellsqcom,pre-scalingqcom,hw-settle-timeqcom,ratiometricnvmem-cellsnvmem-cell-namesio-channelsio-channel-namespower-sourcebias-pull-up#pwm-cellswakeup-parentgpio-reserved-ranges#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-l3-l5-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onregulator-boot-onregulator-allow-set-loadregulator-allowed-modesvdd-l1-l4-supply#freq-domain-cellspolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicei2c4i2c21serial0serial1pwmsenable-gpiosstdout-pathpower-roledata-rolegpioenable-active-highselect-gpiosmode-switchwlan-enable-gpiosbt-enable-gpiosswctrl-gpiosvddio-supplyvddpmu-supplyvddpmumx-supplyvddpmucx-supplyvddrfa0p95-supplyvddrfa1p3-supplyvddrfa1p9-supplyvddpcie1p3-supplyvddpcie1p9-supplyxo_board_clksleep_clkcpu0l2_0l3_0cpu1l2_100cpu2l2_200cpu3l2_300cpu4l2_400cpu5l2_500cpu6l2_600cpu7l2_700little_cpu_sleep_0big_cpu_sleep_0cluster_sleep_0scmaggre1_nocaggre2_nocclk_virtconfig_nocdc_nocgem_noclpass_nocmc_virtmmss_nocnspa_nocnspb_nocsystem_noccpu0_opp_tablecpu4_opp_tablequp_opp_table_100mhzcpu_pd0cpu_pd1cpu_pd2cpu_pd3cpu_pd4cpu_pd5cpu_pd6cpu_pd7cluster_pdcmd_dbsmem_mempil_gpu_mempil_adsp_mempil_slpi_mempil_nsp0_mempil_nsp1_memsmp2p_adsp_outsmp2p_adsp_insmp2p_nsp0_outsmp2p_nsp0_insmp2p_nsp1_outsmp2p_nsp1_insmp2p_slpi_outsmp2p_slpi_insocethernet0gccipccqfpromgpu_speed_bingpi_dma2qup2i2c16spi16i2c17spi17uart17i2c18spi18uart18i2c19spi19i2c20spi20spi21i2c22spi22i2c23spi23gpi_dma0qup0i2c0spi0i2c1spi1i2c2spi2uart2i2c3spi3spi4i2c5spi5i2c6spi6i2c7spi7gpi_dma1qup1i2c8spi8i2c9spi9i2c10spi10i2c11spi11i2c12spi12i2c13spi13i2c14spi14i2c15spi15rngpcie4pcie4_port0pcie4_phypcie3bpcie3b_port0pcie3b_phypcie3apcie3a_port0pcie3a_phypcie2bpcie2b_port0pcie2b_phypcie2apcie2a_port0pcie2a_phyufs_mem_hcufs_mem_phyufs_card_hcufs_card_phytcsr_mutextcsrremoteproc_slpiremoteproc_adspremoteproc_adsp_glinkq6apmq6apmdaiq6apmbedaiq6prmq6prmccrxmacroswr1txmacrowsamacroswr0lpass_audioccswr2vamacrolpass_tlmmtx_swr_defaultrx_swr_defaultdmic01_defaultdmic01_sleepdmic23_defaultdmic23_sleepwsa_swr_defaultwsa2_swr_defaultlpassccgpugpu_zap_shadergpu_opp_tablegmu_opp_tablegpuccgpu_smmusdc2sdc2_opp_tableusb_0_hsphyusb_2_hsphy0usb_2_hsphy1usb_2_hsphy2usb_2_hsphy3usb_0_qmpphyusb_0_qmpphy_outusb_0_qmpphy_usb_ss_inusb_0_qmpphy_dp_inusb_2_qmpphy0usb_2_qmpphy1refgenusb_1_hsphyusb_1_qmpphyusb_1_qmpphy_outusb_1_qmpphy_usb_ss_inusb_1_qmpphy_dp_inmdss1_dp0_phymdss1_dp1_phyllcc_bwmon_opp_tablecpu_bwmon_opp_tableusb_2usb_2_dwc3usb_0usb_0_dwc3usb_0_dwc3_hsusb_0_dwc3_ssusb_1usb_1_dwc3usb_1_dwc3_hsusb_1_dwc3_sscci0cci0_i2c0cci0_i2c1cci1cci1_i2c0cci1_i2c1cci2cci2_i2c0cci2_i2c1cci3cci3_i2c0cci3_i2c1camsscamccmdss0mdss0_mdpmdss0_intf0_outmdss0_intf4_outmdss0_intf5_outmdss0_intf6_outmdss0_mdp_opp_tablemdss0_dp0mdss0_dp0_inmdss0_dp0_outmdss0_dp0_opp_tablemdss0_dp1mdss0_dp1_inmdss0_dp1_outmdss0_dp1_opp_tablemdss0_dp2mdss0_dp2_inmdss0_dp2_outmdss0_dp2_opp_tablemdss0_dp3mdss0_dp3_inmdss0_dp3_outmdss0_dp3_opp_tableedp_panel_inmdss0_dp2_phymdss0_dp3_phydispcc0pdctsens2tsens3tsens0tsens1aoss_qmpspmi_buspmk8280pmk8280_ponpmk8280_pon_pwrkeypmk8280_pon_resinpmk8280_vadcpmk8280_adc_tmpmk8280_rtcpmk8280_sdam_6rtc_offsetpmc8280_1pm8280_1_temp_alarmpmc8280_1_gpiosedp_bl_enedp_bl_reg_enkypd_vol_up_nmisc_3p3_reg_enpmc8280cpmc8280c_temp_alarmpmc8280c_gpiosedp_bl_pwmpmc8280c_lpgpmc8280_2pm8280_2_temp_alarmpmc8280_2_gpioswwan_sw_enpmr735apmr735a_temp_alarmpmr735a_gpioshastings_reg_encci0_defaultcci0_i2c0_defaultcci0_i2c1_defaultcci0_sleepcci0_i2c0_sleepcci0_i2c1_sleepcci1_defaultcci1_i2c0_defaultcci1_i2c1_defaultcci1_sleepcci1_i2c0_sleepcci1_i2c1_sleepcci2_defaultcci2_i2c0_defaultcci2_i2c1_defaultcci2_sleepcci2_i2c0_sleepcci2_i2c1_sleepcci3_defaultcci3_i2c0_defaultcci3_i2c1_defaultcci3_sleepcci3_i2c0_sleepcci3_i2c1_sleepqup_uart18_defaultbt_enedp_reg_eni2c4_defaulti2c21_defaultkybd_defaultnvme_reg_enpcie2a_defaultpcie3a_defaultpcie4_defaultsdc2_default_statesdc2_sleep_statetpad_defaultts0_defaultuart2_defaultusb0_sbu_defaultusb1_sbu_defaultwlan_enpcie_smmuapps_smmuintcapps_rscapps_bcm_voterrpmhccrpmhpdrpmhpd_opp_tablerpmhpd_opp_retrpmhpd_opp_min_svsrpmhpd_opp_low_svsrpmhpd_opp_svsrpmhpd_opp_svs_l1rpmhpd_opp_nomrpmhpd_opp_nom_l1rpmhpd_opp_nom_l2rpmhpd_opp_turborpmhpd_opp_turbo_l1vreg_s10bvreg_s11bvreg_s12bvreg_l3bvreg_l4bvreg_l6bvreg_s1cvreg_l1cvreg_l6cvreg_l7cvreg_l9cvreg_l13cvreg_l3dvreg_l4dvreg_l6dvreg_l7dvreg_l9depss_l3cpufreq_hwremoteproc_nsp0remoteproc_nsp1mdss1mdss1_mdpmdss1_intf0_outmdss1_intf4_outmdss1_intf5_outmdss1_intf6_outmdss1_mdp_opp_tablemdss1_dp0mdss1_dp0_inmdss1_dp0_outmdss1_dp0_opp_tablemdss1_dp1mdss1_dp1_inmdss1_dp1_outmdss1_dp1_opp_tablemdss1_dp2mdss1_dp2_inmdss1_dp2_outmdss1_dp2_opp_tablemdss1_dp3mdss1_dp3_inmdss1_dp3_outmdss1_dp3_opp_tablemdss1_dp2_phymdss1_dp3_phydispcc1ethernet1soundgpu_alert0pm8280_1_thermalpmc8280c_thermalpm8280_2_thermalpmr735a_thermalpmic_glink_con0_hspmic_glink_con0_sspmic_glink_con0_sbupmic_glink_con1_hspmic_glink_con1_sspmic_glink_con1_sbuvreg_edp_3p3vreg_edp_blvreg_nvmevreg_misc_3p3vreg_wlanvreg_wwanusb0_sbu_muxusb1_sbu_muxvreg_pmu_rfa_cmn_0p8vreg_pmu_aon_0p8vreg_pmu_wlcx_0p8vreg_pmu_wlmx_0p8vreg_pmu_btcmx_0p8vreg_pmu_pcie_1p8vreg_pmu_pcie_0p9vreg_pmu_rfa_0p8vreg_pmu_rfa_1p2vreg_pmu_rfa_1p7