Ð þíѺ8ÅÄ( öÅŒ ,The Fairphone (Gen. 6)2fairphone,fp6qcom,milos=handsetchosenclocksxo-board 2fixed-clockJW“àgjsleep-clk 2fixed-clockJWüg)cpus cpu@0ocpu2arm,cortex-a520{†”psci§psciµÆÙdógl2-cache2cacheµgl3-cache2cachegcpu@100ocpu2arm,cortex-a520{†”psci§psciµÆÙdógcpu@200ocpu2arm,cortex-a520{†”psci§psciµÆÙdógl2-cache2cacheµgcpu@300ocpu2arm,cortex-a520{† ”psci§psciµÆÙdógcpu@400ocpu2arm,cortex-a720{† ”psci§psciµ ƆÙógl2-cache2cacheµg cpu@500ocpu2arm,cortex-a720{† ”psci§psciµ ƆÙógl2-cache2cacheµg cpu@600ocpu2arm,cortex-a720{†”psci§psciµÆ†Ùógl2-cache2cacheµgcpu@700ocpu2arm,cortex-a720{†”psci§psciµÆ†Ùógl2-cache2cacheµgcpu-mapcluster0core0-core1-core2-core3-cluster1core0-core1-core2-cluster2core0-idle-states1pscicpu-sleep-0-02arm,idle-state>pcN@eúv¼†P—gcpu-sleep-0-12arm,idle-state>silver-rail-power-collapseN@e&vî†,—g cpu-sleep-1-02arm,idle-state>silver-power-collapseN@e�v„†‡—g!cpu-sleep-1-12arm,idle-state>gold-rail-power-collapseN@eXv†È—g"cpu-sleep-2-02arm,idle-state>gold-plus-rail-power-collapseN@eXv܆!g—g#domain-idle-statescluster-sleep-02domain-idle-stateNADeîv .†#¸g$cluster-sleep-12domain-idle-stateNA3De ðv0†'¦g%firmwarescm2qcom,scm-milosqcom,scm¨�interconnect-02qcom,milos-clk-virt¸Ìg-interconnect-12qcom,milos-mc-virt¸Ìg1memory@0omemory{pmu-a5202arm,cortex-a520-pmuÜpmu-a7202arm,cortex-a720-pmuÜpsci 2arm,psci-1.0®smcpower-domain-cpu0ç†û gpower-domain-cpu1ç†û gpower-domain-cpu2ç†û gpower-domain-cpu3ç†û g power-domain-cpu4ç†û!"g power-domain-cpu5ç†û!"g power-domain-cpu6ç†û!"gpower-domain-cpu7ç†û#gpower-domain-clusterçû$%greserved-memory gunyah-hyp-region@80000000{€àxbl-sc-region@81800000{�€cpucp-fw-region@81840000{�„xbl-dtlog-region@81a00000{� xbl-ramdump-region@81a40000{�¤aop-image-region@81c00000{�Àaop-cmd-db-region@81c60000 2qcom,cmd-db{�Æaop-config-region@81c80000{�Ètme-crash-dump-region@81ca0000{�Êtme-log-region@81ce0000{�Î@uefi-log-region@81ce4000{�Î@chipinfo-region@81cf4000{�Ï@secdata-apss-region@81cff000{�Ïðsmem-region@81d00000 2qcom,smem{�Ð &adsp-mhi-region@81f00000{�ðpvm-fw-region@824a0000{‚Jhyp-mem-database-region@825a0000{‚Zglobal-sync-region@82600000{‚`tz-stat-region@82700000{‚pqdss-apps-region@82800000{‚€$mpss-region@8ac00000{ŠÀ`gNq6-mpss-dtb-region@99200000{™ q6-adsp-dtb-region@99280000{™(gIadspslpi-region@99300000{™0€gHwpss-region@9bb00000{›°�g\video-region@9d400000{�@pcdsp-region@9db00000{�°ðgpq6-cdsp-dtb-region@9ea00000{ž gqipa-fw-region@9ea80000{ž¨ipa-gsi-region@9ea90000{ž© gpu-microcode-region@9ea9a000{ž©  camera-region@9eb00000{ž°€wlan-msa-region@a6400000{¦@Àcpusys-vm-region@e0600000{à`@rmtfs@e1f000002qcom,rmtfs-mem{áð`-<qtee-region@e8900000{è�Ptags-region@e8e00000{èàptrusted-apps-region@e9500000{éP smp2p-adsp 2qcom,smp2pF»­P' d'kzmaster-kernelŠmaster-kernelšgKslave-kernel Šslave-kernel±ÆgFsmp2p-cdsp 2qcom,smp2pF^°P' d'kzmaster-kernelŠmaster-kernelšgrslave-kernel Šslave-kernel±Ægnsmp2p-modem 2qcom,smp2pF³¬P' d'kzmaster-kernelŠmaster-kernelšgOslave-kernel Šslave-kernel±ÆgMipa-ap-to-modemŠipašipa-modem-to-apŠipa±Æsmp2p-wpss 2qcom,smp2pFihP' d'kz master-kernelŠmaster-kernelšg]slave-kernel Šslave-kernel±Æg[wlan-ap-to-wpssŠwlanšwlan-wpss-to-apŠwlan±Æsoc@0 2simple-bus ×clock-controller@1000002qcom,milos-gcc{B$()†*Jâç0ï123456789:;<g,mailbox@4050002qcom,milos-ipccqcom,ipcc{@PÜ屯g'dma-controller@800000'2qcom,milos-gpi-dmaqcom,sm6350-gpi-dma{€ÀÜLMNOPQR_`abc ?* 5+6<g2geniqup@8c00002qcom,geni-se-qup{Œ ,r,s Im-ahbs-ahbU-- cqup-core 5+#< vokayi2c@8800002qcom,geni-i2c{ˆ@Üu,bIseHU--./01cqup-corequp-configqup-memory }22‚txrxŒ3–default vokaypmic@8 2qcom,pm8008{ P4} ¤5°6Á7Ò7à8î7Œ9:–defaultü ;±Æ$g;regulatorsldo1 :vreg_l1pIB@aO€ldo2 :vreg_l2pI~ðatÀldo3 :vreg_l3pI)2àa-ÆÀldo4 :vreg_l4pI)2àa,@ ldo5 :vreg_l5pI)B€a,@ ldo6 :vreg_l6pIð aî@ldo7 :vreg_l7pI)2àa3á@serial@8900002qcom,geni-uart{‰@ÜJ,jIse0U--./cqup-corequp-configŒ<=–default vdisableddma-controller@a00000'2qcom,milos-gpi-dmaqcom,sm6350-gpi-dma{ Àܱ²³´µ¶·STUVW >* 5+v<g?geniqup@ac00002qcom,geni-se-qup{¬ ,p,q Im-ahbs-ahbU-- cqup-core 5+c< vokayspi@a800002qcom,geni-spi{¨@Ü,PIseHU--./>1cqup-corequp-configqup-memory }??‚txrxŒ@A–default  vdisabledi2c@a840002qcom,geni-i2c{¨@@Ü ,RIseHU--./>1cqup-corequp-configqup-memory }??‚txrxŒB–default vokayi2c@a8c0002qcom,geni-i2c{¨À@Ü ,VIseHU--./>1cqup-corequp-configqup-memory }??‚txrxŒC–default vokayserial@a940002qcom,geni-debug-uart{©@@Ü ,ZIse0U--./cqup-corequp-configŒD–defaultvokayrng@10c30002qcom,milos-trngqcom,trng{ 0interconnect@14000002qcom,milos-mmss-noc{@ ¸¸Ìinterconnect@15000002qcom,milos-cnoc-main{PD¸Ìinterconnect@16000002qcom,milos-cnoc-cfg{`n¸Ìg/interconnect@16800002qcom,milos-system-noc{h¸Ìinterconnect@16c00002qcom,milos-pcie-anoc{l$¸,,Ìinterconnect@16e00002qcom,milos-aggre1-noc{nd¸, ,Ìg0interconnect@17000002qcom,milos-aggre2-noc{pô¸( Ìg>hwlock@1f400002qcom,tcsr-mutex{ôyg&clock-controller@1fc00002qcom,milos-tcsrsyscon{ü (Jâgremoteproc@30000002qcom,milos-adsp-pas{HPEFFFFF0‡wdogfatalreadyhandoverstop-ackshutdown-ack(Ixo†**”lcxlmxUG1—HI¥J®K¿stopvokayHÕqcom/milos/fairphone/fp6/adsp.mbnqcom/milos/fairphone/fp6/adsp_dtb.mbnglink-edgeP' d'ãlpasszinterconnect@3c400002qcom,milos-lpass-ag-noc{Är¸ÌgGclock-controller@3d900002qcom,milos-gpucc{Ù˜(,!,"JâçgLiommu@3da0000?2qcom,milos-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500{Úéö Ü¡¥¦§¨©ª«¬­®¯¦Ü>?@A“•˜™šœ�» L,#,$LIhlosbusifaceahb†L<remoteproc@40800002qcom,milos-mpss-pas{PPMMMMM0‡wdogfatalreadyhandoverstop-ackshutdown-ack(Ixo†** ”cxmssU11—N¥J®O¿stopvokay#Õqcom/milos/fairphone/fp6/modem.mbnglink-edgeP' d'ãmpsszmmc@8804000#2qcom,milos-sdhciqcom,sdhci-msm-v5{€@ ÜÌ}‡hc_irqpwr_irq,y,z(Iifacecorexo0U>1./csdhc-ddrcpu-sdhc†* P 5+@'D,7€h<vokay G4APQ\RiqŒSTxUT–defaultsleepopp-table2operating-points-v2gPopp-100000000‚õá‰Vopp-202000000‚ F€‰Wphy@88e300052qcom,milos-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy{Ž0T—(Iref¢,vokay©X´YÂZg_remoteproc@8a000002qcom,milos-wpss-pas{ PPC[[[[[0‡wdogfatalreadyhandoverstop-ackshutdown-ack(Ixo†**”cxmx—\¥J®]¿stopvokay"Õqcom/milos/fairphone/fp6/wpss.mbnglink-edgeP' d'ãwpssz usb@a6000002qcom,milos-dwc3qcom,snps-dwc3{ `À0,,�, ,•,’(&Icfg_noccoreifacesleepmock_utmixoÇ,’,�×$ø ëÂLPZ^EEE:‡dwc_usb3pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq 5+@†,‰^¢,0U01./cusb-ddrapps-usbÂ_ ìusb2-phyö&>Wp…™±Ð<ßvokayïotg÷ports port@0{endpoint`g~clock-controller@aaf00002qcom,milos-videocc{ ¯((),›Jâçclock-controller@adb00002qcom,milos-camcc{ Û(), Jâçclock-controller@af000002qcom,milos-dispcc{ ð,(),,Jâçinterrupt-controller@b2200002qcom,milos-pdcqcom,pdc { "@ðdT$à((Œ 3/ba�?‚Ì ŽûƱgEthermal-sensor@c2280002qcom,milos-tsensqcom,tsens-v2 { "€ "  PE€‡uplowcritical4$gsthermal-sensor@c2290002qcom,milos-tsensqcom,tsens-v2 { "� "0 PE�‡uplowcritical4$gtpower-management@c300000"2qcom,milos-aoss-qmpqcom,aoss-qmp{ 0'P' d'JgJsram@c3f00002qcom,rpmh-stats{ ?spmi@c4000002qcom,spmi-pmic-arbP{ @0 P@ D L BÐ@Bcorechnlsobsrvrintrcnfg PE ‡periph_irqLTa±Æ pmic@12qcom,pm7550qcom,spmi-pmic{ temp-alarm@a002qcom,spmi-temp-alarm{ Ü $gugpio@8800 2qcom,pm7550-gpioqcom,spmi-gpio{ˆüa  ±Ægavolume-up-default-statemgpio6rnormal{ˆg}led-controller@ee00*2qcom,pm7550-flash-ledqcom,spmi-flash-led{îvokayled-0rflash•›§W0¸ã`Ë€pmic@22qcom,pm8550qcom,spmi-pmic{ vokaytemp-alarm@a002qcom,spmi-temp-alarm{ Ü $gvgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio{ˆüb ±Ægbpmic@32qcom,pm8550qcom,spmi-pmic{  vdisabledtemp-alarm@a002qcom,spmi-temp-alarm{ Ü $gwgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio{ˆüc ±Ægcpmic@42qcom,pm8550qcom,spmi-pmic{  vdisabledtemp-alarm@a002qcom,spmi-temp-alarm{ Ü $gxgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio{ˆüd ±Ægdpmic@62qcom,pm8550qcom,spmi-pmic{  vdisabledtemp-alarm@a002qcom,spmi-temp-alarm{ Ü $gygpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio{ˆüe ±Ægepmic@72qcom,pmiv0104qcom,spmi-pmic{ temp-alarm@a002qcom,spmi-temp-alarm{ Ü $gzgpio@8800"2qcom,pmiv0104-gpioqcom,spmi-gpio{ˆüf  ±Ægfphy@fd002qcom,pmiv0104-eusb2-repeater{ý—àgíhù &@gZpmic@02qcom,pm8550qcom,spmi-pmic{ pon@13002qcom,pmk8350-pon{ Bhlospbspwrkey2qcom,pmk8350-pwrkeyÜUtvokayresin2qcom,pmk8350-resinÜvokayUrrtc@61002qcom,pmk8350-rtc{ab BrtcalarmÜbnvram@71002qcom,spmi-sdam{q  qreboot-reason@48{H`g|gpio@b800!2qcom,pmk8550-gpioqcom,spmi-gpio{¸üi ±Ægipmic@52qcom,pmr735bqcom,spmi-pmic{ temp-alarm@a002qcom,spmi-temp-alarm{ Ü $g{gpio@8800!2qcom,pmr735b-gpioqcom,spmi-gpio{ˆü5 ±Æg5s1j-enable-default-statemgpio1rnormal{ergpm8008-reset-n-default-statemgpio3rnormal}g:pinctrl@f1000002qcom,milos-tlmm{0ÜÐü ±Æ4¨ŒEš ?g4qup-i2c1-data-clk-state mgpio4gpio5 rqup0_se1¯ˆgBqup-i2c3-data-clk-statemgpio15gpio16 rqup0_se3¯ˆ˜gCqup-i2c7-data-clk-statemgpio32gpio33 rqup1_se0¯ˆg3qup-spi0-cs-statemgpio3 rqup0_se0¯egAqup-spi0-data-clk-statemgpio0gpio1gpio2 rqup0_se0¯eg@qup-uart5-default-statemgpio25gpio26 rqup0_se5¯egDqup-uart11-default-statemgpio50gpio51 rqup1_se4¯ˆg<qup-uart11-cts-rts-statemgpio48gpio49 rqup1_se4¯}g=sdc2-default-stategSclk-pinsmgpio62 rsdc2_clk¯ecmd-pinsmgpio61 rsdc2_cmd¯ ˆdata-pinsmgpio58gpio57gpio35gpio34 rsdc2_data¯ ˆsdc2-sleep-stategUclk-pinsmgpio62rgpio¯ecmd-pinsmgpio61rgpio¯ˆdata-pinsmgpio58gpio57gpio35gpio34rgpio¯ˆsdc2-card-det-statemgpio65rgpio¯ˆgTpm8008-int-default-statemgpio125rgpio¯eg9iommu@15000000.2qcom,milos-smmu-500qcom,smmu-500arm,mmu-500{éöÜAabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸<g+interrupt-controller@17100000 2arm,gic-v3 { Ü Æ±¾Õ gppi-partitionsinterrupt-partition-0êginterrupt-partition-1êgmsi-controller@171400002arm,gic-v3-its{ó timer@174200002arm,armv7-timer-mem{B  frame@17421000{BB  Ü frame@17423000{B0Ü   vdisabledframe@17425000{BPÜ   vdisabledframe@17427000{BpÜ   vdisabledframe@17429000{B�Ü   vdisabledframe@1742b000{B°Ü   vdisabledframe@1742d000{BÐÜ  vdisabledrsc@17a000002qcom,rpmh-rsc0{ ¡¢Bdrv-0drv-1drv-20܆   * 6 ãapps_rscbcm-voter2qcom,bcm-votergclock-controller2qcom,milos-rpmh-clkjIxoJg(power-controller2qcom,milos-rpmhpdç kg*opp-table2operating-points-v2gkopp-16 Fopp-56 F8opp-64 F@gVopp-128 F€opp-192 FÀgWopp-256 Fg^opp-320 F@opp-384 F€opp-416 F regulators-02qcom,pm7550-rpmh-regulators P8 ^l o6à6î8 €8 Ž8  8 ¯7 Â7 Õ7 m m m *m 8m Fm Tbsmps1 :vreg_s1bIw@a½ ag8smps2 :vreg_s2bI*@a| ag6smps3 :vreg_s3bI m€aÞ€ aglldo2 :vreg_l2bI m€a ê€ agXldo3 :vreg_l3bI m€a ê€ aldo4 :vreg_l4bIO€aO€ agYldo5 :vreg_l5bIO€aO€ aldo7 :vreg_l7bIw@aw@ aggldo8 :vreg_l8bIw@aw@ aldo9 :vreg_l9bIw@aw@ aldo10 :vreg_l10bIw@aw@ aldo11 :vreg_l11bIw@aw@ aldo12 :vreg_l12b aldo13 :vreg_l13bI)2àa2Z  agQldo14 :vreg_l14bI2Z a2j@ aldo15 :vreg_l15bI2Z a2j@ aldo16 :vreg_l16bI-æa-æ aldo17 :vreg_l17bI/]a/] aghldo18 :vreg_l18bI*¹€a*¹€ aldo19 :vreg_l19bI-ÆÀa-ÆÀ aldo20 :vreg_l20bI¸ a6À aldo21 :vreg_l21bI¸ a6À aldo22 :vreg_l22bI0Ôa0Ô aldo23 :vreg_l23bI-Pa6À agRbob :vreg_bobI-æa Laliases$ \/soc@0/geniqup@ac0000/serial@a94000gpio-keys 2gpio-keysŒ}–defaultkey-volume-up ãVolume Up ªaUsswitchãSwitch ª4k dUpmic-glink=2qcom,milos-pmic-glinkqcom,sm8550-pmic-glinkqcom,pmic-glink  u4ƒconnector@02usb-c-connector{ ‡dual ’dualports port@0{endpoint~g`regulator-ff-afvdd-2p82regulator-fixed :ff_afvdd_2p8I*¹€a*¹€ œd ­4] ² Å7regulator-uw-afvdd-2p82regulator-fixed :uw_afvdd_2p8I*¹€a*¹€ œd ­4 ² Å7regulator-uw-dvdd2regulator-fixed:uw_dvddIO€aO€ œd ­4 ² Å8regulator-ois-avdd0-1p82regulator-fixed:ois_avdd0_1p8Iw@aw@ œd ­4 ² Å7regulator-ois-vdd2regulator-fixed:ois_vddI2Z a2Z  œd ­4 ² Åmregulator-oled-dvdd-1p22regulator-fixed:oled_dvdd_1p2IO€aO€ ­46 ² Å6 Ðregulator-pm3001a-s1j2regulator-fixed :pm3001a_s1jI!‘Àa!‘À œè ­5 ² ÅmŒ–defaultregulator-vtof-ldo-3p32regulator-fixed :vtof_ldo_3p3I2Z a2Z  œd ­4L ² Åmregulator-vph-pwr2regulator-fixed:vph_pwrI8u a8u  â Ðgm interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-type#clock-cellsclock-frequencyphandledevice_typeregclockspower-domainspower-domain-namesenable-methodnext-level-cachecapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domain#cooling-cellscache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopqcom,dload-mode#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksreusableqcom,client-idqcom,vmidqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cellsprotected-clocks#mbox-cellsdma-channelsdma-channel-mask#dma-cellsiommusdma-coherentclock-namesinterconnectsinterconnect-namesstatusdmasdma-namespinctrl-0pinctrl-namesreset-gpiosvdd-l1-l2-supplyvdd-l3-l4-supplyvdd-l5-supplyvdd-l6-supplyvdd-l7-supplygpio-controller#gpio-cellsgpio-ranges#thermal-sensor-cellsregulator-nameregulator-min-microvoltregulator-max-microvolt#hwlock-cellsinterrupt-namesmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesfirmware-namelabel#iommu-cells#global-interruptsoperating-points-v2bus-widthqcom,dll-configqcom,ddr-configcd-gpiosvmmc-supplyvqmmc-supplyno-sdiono-mmcpinctrl-1opp-hzrequired-opps#phy-cellsresetsvdd-supplyvdda12-supplyphysassigned-clocksassigned-clock-ratesphy-namessnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis_enblslpm_quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirksnps,has-lpm-erratumsnps,hird-thresholdsnps,is-utmi-l1-suspendsnps,parkmode-disable-ss-quirktx-fifo-resizeusb-role-switchdr_modeqcom,select-utmi-as-pipe-clkremote-endpointqcom,pdc-ranges#qcom,sensorsreg-namesqcom,eeqcom,channelqcom,bus-idpinsfunctionpower-sourcebias-pull-upcolorled-sourcesled-max-microampflash-max-microampflash-max-timeout-usvdd18-supplyvdd3-supplyqcom,tune-res-fsdifqcom,tune-usb2-amplitudeqcom,tune-usb2-disc-thresqcom,tune-usb2-preemlinux,codebitsbias-disableoutput-lowbias-pull-downwakeup-parentgpio-reserved-rangesdrive-strength#redistributor-regionsredistributor-strideaffinitymsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelvdd-l1-supplyvdd-l2-l3-supplyvdd-l4-l5-supplyvdd-l8-supplyvdd-l9-l10-supplyvdd-l11-supplyvdd-l12-l14-supplyvdd-l13-l16-supplyvdd-l15-l17-l18-l19-l20-l21-l22-l23-supplyvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyqcom,pmic-idregulator-initial-modevdd-l3-supplyvdd-l4-supplyvdd-l7-l8-supplyvdd-l9-supplyvdd-l10-supplyvdd-l12-supply#freq-domain-cellsthermal-sensorstemperaturehysteresispolling-delay-passivenvmem-cellsnvmem-cell-namesmode-recoverymode-bootloaderserial0linux,input-typeorientation-gpiospower-roledata-rolestartup-delay-usgpioenable-active-highvin-supplyregulator-boot-onregulator-always-on