Ð þí�ˆ8z€(zH *,Qualcomm Technologies, Inc. Kaanapali MTP"2qcom,kaanapali-mtpqcom,kaanapali=handsetcpus cpu@0Jcpu 2qcom,oryonVZpscihy‡psciš¡ l2-cache2cache©µ¡cpu@100Jcpu 2qcom,oryonVZpscihy‡psciš¡cpu@200Jcpu 2qcom,oryonVZpscihy‡psciš¡cpu@300Jcpu 2qcom,oryonVZpscihy‡psciš¡cpu@400Jcpu 2qcom,oryonVZpscihy‡psciš¡cpu@500Jcpu 2qcom,oryonVZpscihy ‡psciš¡cpu@10000Jcpu 2qcom,oryonVZpscih y ‡psciš¡l2-cache2cache©µ¡ cpu@10100Jcpu 2qcom,oryonVZpscih y ‡psciš¡cpu-mapcluster0core0à core1Ãcore2Ãcore3Ãcore4Ãcore5Ãcluster1core0Ãcore1Ãidle-statesÇpscicpu-sleep-02arm,idle-state Ôretentionäû] �0¡cpu-sleep-12arm,idle-state Ôretentionäû¬ ‚®¡domain-idle-statescluster-sleep-02domain-idle-stateäTûf ¿#¸¡domain-sleep-02domain-idle-stateäÃTû ð 0'¦¡!firmwarescm2qcom,scm-kaanapaliqcom,scm-�=scmi 2arm,scmiKRtxrx] protocol@13Vc¡interconnect-02qcom,kaanapali-clk-virtp„¡*interconnect-12qcom,kaanapali-mc-virtp„¡memory@a0000000JmemoryV pmu2arm,armv8-pmuv3 ”psci 2arm,psci-1.0asmcpower-domain-cpu0Ÿy³¡power-domain-cpu1Ÿy³¡power-domain-cpu2Ÿy³¡power-domain-cpu3Ÿy³¡power-domain-cpu4Ÿy³¡power-domain-cpu5Ÿy³¡ power-domain-cpu6Ÿy³¡ power-domain-cpu7Ÿy³¡ power-domain-clusterŸ³y ¡power-domain-systemŸ³!¡ reserved-memory Æpdp@81300000V�0Íaop-cmd-db@81c60000 2qcom,cmd-dbV�ÆÍsmem@81d00000 2qcom,smemV�Ð Ô"Ípdp-ns-shared@81f00000V�ðÍdsm-partition-1@84a00000V„ PÍdsm-partition-2@89f00000V‰ð¨Ímpss@8aa00000VŠ °Íq6-mpss-dtb@99500000V™PÍipa-fw@99580000V™XÍipa-gsi@99590000V™Y Ígpu-microcode@9959a000V™Y  Ícamera@99600000V™`€Ícamera-2@99e00000V™à€Ívideo@9a600000Vš`€Ícvp@9ae00000VšàpÍcdsp@9b500000V›P�Íq6-cdsp-dtb@9ce00000VœàÍsoccp@a03d0000V =PÍsoccp-dtb@a08d0000V �Íq6-adsp-dtb@a1380000V¡8Íadspslpi@a1400000V¡@ÀÍrmtfs@d7c000002qcom,rmtfs-memV×À@ÍÜësoc@0 2simple-bus õÆclock-controller@1000002qcom,kaanapali-gccVB,š#$%&'''cŸ¡(geniqup@ac00002qcom,geni-se-qupV¬ š(�(‚  m-ahbs-ahb )£  Æserial@a9c0002qcom,geni-debug-uartV©À@ ”Cš(V se0=**+,-qup-corequp-config@-JdefaultXokaymailbox@11060002qcom,kaanapali-ipccqcom,ipccV` ”ö_t…¡Finterconnect@15000002qcom,kaanapali-cnoc-mainVP €„p¡0interconnect@16000002qcom,kaanapali-cnoc-cfgV`b„p¡,interconnect@16800002qcom,kaanapali-system-nocVhð€„pinterconnect@16c00002qcom,kaanapali-pcie-anocVl„pš(( ¡/interconnect@16e00002qcom,kaanapali-aggre-nocVn$„pš((. ¡interconnect@17800002qcom,kaanapali-mmss-nocVx¸„ppcie@1c00000Jpci%2qcom,kaanapali-pcieqcom,pcie-sm8550`VÀ0@@ ¨@@À0‘parfdbielbiatuconfigmhi 8Æ@ @0@0#Ðl”�Ž��‘’“”Œ/›msi0msi1msi2msi3msi4msi5msi6msi7global@š(&((()(0(1( (( I auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi«((²pcilink_down0=/+0 -pcie-memcpu-pciey(¾UUUUÎ1 â)) ì•–—˜út  22ÿ"1BLÿ Xokay@3Jdefaultopp-table2operating-points-v2¡1opp-2500000V&% ]4kÐ�opp-5000000VLK@]4k¡ opp-10000000V˜–€]4kB@opp-8000000Vz]5k´opp-16000000Vô$]5k hpcie@0JpciVLÿ Æy& ~6h ‰6fphy@1c06000#2qcom,kaanapali-qmp-gen3x2-pcie-phyVÀ` (š(*(((,(. auxcfg_ahbrefrchngpipe•(,¥õá«( (²phyphy_nocsry(cºpcie0_pipe_clkÍXokayØ7è8¡&phy@1d8000032qcom,kaanapali-qmp-ufs-phyqcom,sm8750-qmp-ufs-phyVØ š.(– refref_auxqref«9²ufsphyy(cÍXokayØ:è8¡'ufs@1d84000.2qcom,kaanapali-ufshcqcom,ufshcjedec,ufs-2.0VØ@0 ” @š(’((‘(ž.(œ(˜(šn core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkÎ;«(²rst0=+,-ufs-ddrcpu-ufsy(]5 )` ø <y'ufsphyXokay ‰6Ù=*O€;>GO€¡9opp-table2operating-points-v2¡;opp-75000000@VxhÀxhÀ]?opp-100000000@Võáõá]4opp-403000000@VJÀJÀ]5crypto@1d88000>2qcom,kaanapali-inline-crypto-engineqcom,inline-crypto-engineVØ€€š(”¡<hwlock@1f400002qcom,tcsr-mutexVôY¡"clock-controller@1fc00002qcom,kaanapali-tcsrsysconVüš.c¡interconnect@7400000 2qcom,kaanapali-lpass-lpiaon-nocV@�€„pinterconnect@74200002qcom,kaanapali-lpass-lpicx-nocVB@€„pinterconnect@7f400002qcom,kaanapali-lpass-ag-nocVôà€„pmmc@8804000'2qcom,kaanapali-sdhciqcom,sdhci-msm-v5V€@”Ïß›hc_irqpwr_irqš(‹(Œ. ifacecorexo0=+,-sdhc-ddrcpu-sdhcy@ÎAgD,w€h )@ «(Xokay ‡67�BœC©³»@DÂEJdefaultsleepopp-table2operating-points-v2¡Aopp-100000000Võákq† ÌÃP]5opp-202000000V F€k @ÔÀÌ–@]5interrupt-controller@b2200002qcom,kaanapali-pdcqcom,pdc V "–ðô Ùé&( 3:=T/ba ‚Í Žû“£¥§¨-ªŸ«¶¬C­¿®Ä¯Ê°D±V²`³ùt_¡Gpower-management@c300000&2qcom,kaanapali-aoss-qmpqcom,aoss-qmpV 0éF KFcpinctrl@f1000002qcom,kaanapali-tlmmV0 ”Ðý 6Ú_t%G 3$Jw�¡6qup-uart7-stateHgpio62gpio63 Mqup1_se7Ve¡-sdc2-default-state¡Dclk-pins Hsdc2_clkVecmd-pins Hsdc2_cmdV rdata-pins Hsdc2_dataV rcard-detect-pinsHgpio55MgpioVrsdc2-sleep-state¡Eclk-pins Hsdc2_clkVecmd-pins Hsdc2_cmdVrdata-pins Hsdc2_dataVrcard-detect-pinsHgpio55MgpioVrpcie0-default-state¡3perst-n-pinsHgpio102MgpioVeclkreq-n-pinsHgpio103Mpcie0_clk_req_nVrwake-n-pinsHgpio104MgpioVrsram@146800002qcom,kaanapali-imemmmio-sramVhÆh pil-sram@94c2qcom,pil-reloc-infoV LÈiommu@1500000022qcom,kaanapali-smmu-500qcom,smmu-500arm,mmu-500VL”Aabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Ã§¨©²³´µ¶·¸¹šèéêëìíîïðñòóôõöŒ™ ¡)interrupt-controller@17000000 2arm,gic-v3 V  ” t_¬Ã Æ¡msi-controller@170400002arm,gic-v3-itsVØç¡2watchdog@17600000&2qcom,apss-wdt-kaanapaliqcom,kpss-wdtV`š% ”mailbox@1761000032qcom,kaanapali-cpucp-mboxqcom,x1e80100-cpucp-mbox Va€˜€ ”"…¡timer@178100002arm,armv7-timer-memV� Æ frame@17811000V�� ò”frame@17813000 V�0ò ”  Xdisabledframe@17815000 V�Pò ”  Xdisabledframe@17817000 V�pò ”  Xdisabledframe@17819000 V��ò ”  Xdisabledframe@1781b000 V�°ò ”  Xdisabledframe@1781d000 V�Ðò ” Xdisabledrsc@189000002qcom,rpmh-rsc0V�‘’‘drv-0drv-1drv-2$”y  ÿapps_rsc  !bcm-voter2qcom,bcm-voter¡clock-controller2qcom,kaanapali-rpmh-clkcšH xo¡.power-controller2qcom,kaanapali-rpmhpdÎIŸ¡@opp-table2operating-points-v2¡Iopp-161opp-5012opp-5113opp-5214opp-5416opp-5618¡?opp-601<opp-641@¡4opp-761Lopp-801Popp-961`opp-1281€opp-1441�opp-1921Àopp-2241àopp-2561¡5opp-3201@opp-3361Popp-3841€opp-4001�opp-4161 opp-4321°opp-4481Àopp-4521Äopp-4561Èopp-4801àregulators-02qcom,pmh0101-rpmh-regulators;B_E0bob1 Hvreg_bob1W-æo= ‡bob2 Hvreg_bob2W)B€o63‡ldo1 Hvreg_l1b_1p8Ww@ow@‡ž·ldo2 Hvreg_l2b_3p0W-æo.‚@‡ž·ldo4 Hvreg_l4b_1p8Ww@ow@‡ž·ldo5 Hvreg_l5b_3p1W/M`o0à‡ž·ldo6 Hvreg_l6b_1p8Ww@o-懞·ldo7 Hvreg_l7b_1p8Ww@o-懞·ldo8 Hvreg_l8b_1p8Ww@o-懞·¡Cldo9 Hvreg_l9b_2p9W-*€o-懞·¡Bldo10Hvreg_l10b_1p8Ww@ow@‡ž·ldo11Hvreg_l11b_1p0WB@o¶à‡ž·ldo12Hvreg_l12b_1p8WO€ow@‡ž·ldo13Hvreg_l13b_3p0W-ÆÀo-ÆÀ‡ž·ldo14Hvreg_l14b_3p2W0Ôo0Ô‡ž·ldo15Hvreg_l15b_1p8Ww@ow@‡ž·ldo17Hvreg_l17b_2p5W&5@o&5@‡ž·¡=ldo18Hvreg_l18b_1p2WO€oO€‡ž·regulators-12qcom,pmh0110-rpmh-regulators;D_E0smps10Hvreg_s10d_1p0WB@oÈà‡ldo1 Hvreg_l1d_1p2WO€o*@‡ž·¡8ldo2 Hvreg_l2d_0p9W ê€ož0‡ž·ldo3 Hvreg_l3d_0p8W m€o m€‡ž·ldo4 Hvreg_l4d_1p2WO€oO€‡ž·¡>regulators-22qcom,pmh0110-rpmh-regulators;F_E0smps6 Hvreg_s6f_0p5W“ào²�‡smps7 Hvreg_s7f_1p2W­@oï`‡smps8 Hvreg_s8f_1p8Ww@o„€‡ldo1 Hvreg_l1f_1p2WO€oO€‡ž·ldo2 Hvreg_l2f_1p2WO€oO€‡ž·ldo3 Hvreg_l3f_0p8W m€oH@‡ž·ldo4 Hvreg_l4f_0p8W m€o ꀇž·regulators-32qcom,pmh0110-rpmh-regulators;G_E0smps7 Hvreg_s7g_0p9W m€oÈà‡smps9 Hvreg_s9g_1p0WB@oÈà‡ldo1 Hvreg_l1g_1p2WO€oO€‡ž·ldo2 Hvreg_l2g_1p8Ww@ow@‡ž·ldo3 Hvreg_l3g_1p2WO€oO€‡ž·ldo4 Hvreg_l4g_0p9W m€o À‡ž·¡:regulators-42qcom,pmh0110-rpmh-regulators;I_E0smps7 Hvreg_s7i_0p9W » oÔà‡ldo2 Hvreg_l2i_1p2WO€oO€‡ž·ldo3 Hvreg_l3i_0p8W m€o À‡ž·¡7regulators-52qcom,pmh0104-rpmh-regulators;J_E1smps1 Hvreg_s1j_0p8W€oB@‡smps2 Hvreg_s2j_0p8W¡ oÈà‡smps3 Hvreg_s3j_1p2WO€oÖ ‡smps4 Hvreg_s4j_0p7W“àoB@‡regulators-62qcom,pmr735d-rpmh-regulators;K_E1ldo1 Hvreg_l1k_0p8W“àoÈà‡ž·ldo2 Hvreg_l2k_0p7W ®`oB@‡ž·ldo3 Hvreg_l3k_1p2WO€oO€‡ž·ldo4 Hvreg_l4k_1p0WB@oO€‡ž·ldo5 Hvreg_l5k_0p7W ®`oB@‡ž·ldo6 Hvreg_l6k_1p7Wð o„€‡ž·ldo7 Hvreg_l7k_0p7W ®`o ð€‡ž·regulators-72qcom,pm8010-rpmh-regulators;M_E1ldo1 Hvreg_l1m_1p0WB@oÈà‡ž·ldo2 Hvreg_l2m_1p0W¹@oØ€‡ž·ldo3 Hvreg_l3m_2p8W*¹€o,@ ‡ldo4 Hvreg_l4m_2p2W!‘Ào!‘À‡ldo6 Hvreg_l6m_2p8W*¹€o*¹€‡ldo7 Hvreg_l7m_2p8W*¹€o*¹€‡regulators-82qcom,pm8010-rpmh-regulators;N_E1ldo1 Hvreg_l1n_1p1W¹@oØ€‡ž·ldo2 Hvreg_l2n_1p2WO€oO€‡ž·ldo3 Hvreg_l3n_1p8Ww@ow@‡ldo4 Hvreg_l4n_1p8Ww@ow@‡ldo5 Hvreg_l5n_2p8W*¹€o*¹€‡ldo6 Hvreg_l6n_2p8W*¹€o*¹€‡ldo7 Hvreg_l7n_3p3W2j@o2j@‡interconnect@260c00002qcom,kaanapali-nsp-nocV& €„ppmu@310b3400+2qcom,kaanapali-cpu-bwmonqcom,sdm845-bwmonV1 4 ”E=+ÎJopp-table2operating-points-v2¡Jopp-0k!bàopp-1kR” opp-2k^èàopp-3kh?€opp-4k¯€opp-5k¦þopp-6k„àopp-7kàùÀopp-8kÐopp-9k#¿€opp-10kE€ pmu@310b7400+2qcom,kaanapali-cpu-bwmonqcom,sdm845-bwmonV1 t ”E=+ÎJinterconnect@311000002qcom,kaanapali-gem-nocV10€„p¡+system-cache-controller@318000002qcom,kaanapali-llcc`V1€ 2€ 1À 2À 4€ 4À X‘llcc0_basellcc1_basellcc2_basellcc3_basellcc_broadcast_basellcc_broadcast_and_base ” sram@81f08000 2mmio-sramV�ð€ Æ�ð€scp-sram-section@02arm,scmi-shmemV€¡scp-sram-section@1002arm,scmi-shmemV€¡timer2arm,armv8-timer0”   aliases$Ï/soc@0/geniqup@ac0000/serial@a9c000chosen×serial0:115200n8clocksxo-board 2fixed-clockã“àc¡Hsleep-clk 2fixed-clockãüc¡%bi-tcxo-div2-clk2fixed-factor-clockcš.óþ¡#bi-tcxo-ao-div2-clk2fixed-factor-clockcš.óþ¡$ interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typedevice_typeregenable-methodnext-level-cachepower-domainspower-domain-namesclocksphandlecache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usqcom,dload-modeinterconnectsmboxesmbox-namesshmem#clock-cells#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksqcom,client-idqcom,vmiddma-ranges#reset-cellsclock-namesiommusdma-coherentinterconnect-namespinctrl-0pinctrl-namesstatusinterrupt-controller#interrupt-cells#mbox-cellsreg-namesinterrupt-namesresetsreset-nameseq-presets-8gtsoperating-points-v2iommu-mapinterrupt-mapinterrupt-map-maskmsi-mapmsi-map-maskmax-link-speedlinux,pci-domainnum-lanesbus-rangeopp-hzrequired-oppsopp-peak-kBpsphyswake-gpiosreset-gpiosassigned-clocksassigned-clock-ratesclock-output-names#phy-cellsvdda-phy-supplyvdda-pll-supplylanes-per-directionqcom,icephy-namesvcc-supplyvcc-max-microampvccq-supplyvccq-max-microamp#hwlock-cellsqcom,dll-configqcom,ddr-configcd-gpiosvmmc-supplyvqmmc-supplybus-widthno-sdiono-mmcpinctrl-1opp-avg-kBpsqcom,pdc-rangesinterrupts-extendedgpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-upno-memory-wc#iommu-cells#global-interrupts#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberlabelqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-allow-set-loadregulator-allowed-modesserial0stdout-pathclock-frequencyclock-multclock-div