Ð þí‡Þ8¤(:l$mediatek,mt8365-evkmediatek,mt8365 +"7MediaTek MT8365 Open Platform EVKaliases=/soc/aal@14011000B/soc/ccorr@14010000I/soc/color@1400f000P/soc/dither@14013000X/soc/dpi@14018000]/soc/dsi@14014000b/soc/gamma@14012000i/soc/ovl@1400b000n/soc/rdma@1400d000t/soc/rdma@14016000z/soc/serial@11002000‚/soc/ethernet@112a0000cpus+opp-table-0operating-points-v2‹– opp-850000000ž2©ø€¥ ëopp-918000000ž6·‘€¥ 4Nopp-987000000ž:ÔlÀ¥ }Œopp-1056000000ž>ñH¥ ÆÊopp-1125000000žC#@¥ opp-1216000000žHz°¥ q°opp-1308000000žMö¥ ÓXopp-1400000000žSrN¥ 5opp-1466000000žWab€¥ –¨opp-1533000000ž[_¹@¥ øPopp-1633000000žaUš@¥ ŠÌopp-1700000000žeSñ¥ ìtopp-1767000000žiRGÀ¥Nopp-1834000000žmPž€¥¯Äopp-1917000000žrC@¥)Öopp-2001000000žwDÖ@¥£ècpu-mapcluster0core0³core1³core2³core3³cpu@0·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatep „ �–cpu@1·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatearmpllp „ �–cpu@2·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatearmpllp „ �–cpu@3·cpuarm,cortex-a53ÃÇÖpsci äô€@ €-@?L ] dcpuintermediatearmpllp „ �–idle-statesœpscicpu-mcdiarm,idle-state©ºÑ,âÈòè–cluster-mcdiarm,idle-state©ºÑ^âúò°–cluster-dpidlearm,idle-state©ºÑ,â ò ä–l2-cachecacheö@– oscillator fixed-clock*Œº€:clk26m–opp-table-gpuoperating-points-v2‹–opp-450000000žÒt€¥ ëopp-560000000ž!`ì¥ ®`opp-800000000ž/¯¥ 5psci arm,psci-1.0Ýsmcsoc+ simple-busMinterrupt-controller@c000000 arm,gic-v3T ePà   @ A B  z –syscon@13000000mediatek,mt8365-mfgcfgsysconÖgpu@13040000&mediatek,mt8365-maliarm,mali-bifrostÃ@]0zËÊÉÌ…jobmmugpueventp•£okayªsyscon@10000000 mediatek,mt8365-topckgensysconÖsyscon@10001000 mediatek,mt8365-infracfgsysconÖsyscon@10003000mediatek,mt8365-pericfgsysconÃ0syscfg-pctl@10005000mediatek,mt8365-syscfgsysconÃP–syscon@10006000)mediatek,mt8365-scpsyssysconsimple-mfdÃ`power-controller!mediatek,mt8365-power-controller+¶–power-domain@0Ã(]?dmmmm-0mm-1mm-2mm-3¶ÊÜ+power-domain@4Ã0]$dcam-0cam-1cam-2cam-3cam-4cam-5¶Êòpower-domain@6öòpower-domain@7öòpower-domain@8Ã8]:(dapuapu-0apu-1apu-2apu-3apu-4apu-5¶Êòpower-domain@1Ã]ˆ‰ dconnconn1¶Êpower-domain@2Ã]Admfg¶Êÿpower-domain@3Ã]M!$daudioaudio1audio2¶Êpower-domain@5Ã]_‹ ddspdsp1¶Êwatchdog@10007000(mediatek,mt8365-wdtmediatek,mt6589-wdtÃp pinctrl@1000b000mediatek,mt8365-pinctrlð/?eT zs–audiodefault-pins–dclk-dat-pinsKHIJKaudiodmic-pins–eclk-dat-pins Kuvwmisooff-pins–fclk-dat-pinsK5678R_nmisoon-pins–gclk-dat-pinsK5678nmosioff-pins–hclk-dat-pinsK1234R_nmosion-pins–iclk-dat-pinsK1234ndpi-default-pins–Zpins@K     ndpi-idle-pins–[pins@K ethernet-pins–?phy_reset_pinsK…rmii_pins@K     gpio-keys-pins–bpinsK}Ri2c0-pins–(pinsK9:}i2c1-pins–)pinsK;<}ite-pins–*irq_ite_pinsKDR}pwr_pinsKFGŠrst_ite_pinsKEŠmmc0-default-pins–7clk-pinsKc_cmd-dat-pins$Kgfed`_^]bR}rst-pinsKa}mmc0-uhs-pins–8clk-pinsKcn _fcmd-dat-pins$Kgfed`_^]bRn }eds-pinsKhn _frst-pinsKan }mmc1-default-pins–;cd-pinsKL}clk-pinsKX_fcmd-dat-pinsKYZ[\WR}emmc1-uhs-pins–<clk-pinsKXn_fcmd-dat-pinsKYZ[\WRn}etouch-pins–0ctp-int1-pinsKNR–rst-pinsKO£uart0-pins–$pinsK#$uart1-pins–%pinsK%&uart2-pins–&pinsK'(usb-pins–4id-pinsKR}usb0-vbus-pinsKŠusb1-vbus-pinsKŠpwm-pins–'pinsKtsyscon@1000c000"mediatek,mt8365-apmixedsyssysconÃÀ– pwrap@1000d000mediatek,mt8365-pwrapÃЮpwrap z{ ]/0.dspiwrapsystmrpmicmediatek,mt6357 ¸‘eTÌýàèð adcmediatek,mt6357-auxadcregulatorsbuck-vprocvproc%ê^=ôUjj܆– buck-vcorevcore%ê^=ôUjj܆–buck-vmodemvmodem%¡ =7UjjÜbuck-vs1vs1%O€=!‘ÀU0Ôj܆buck-vpavpa%¡ =7±ÐUÃPjÜldo-vfe28vfe28%*¹€=*¹€jldo-vxo22vxo22%!‘À=$Ÿjnldo-vrf18vrf18%w@=w@jnldo-vrf12vrf12%O€=O€jn–-ldo-vefusevefuse%O€=2Z jldo-vcn33-bt vcn33-bt%2Z =5gàjldo-vcn33-wifi vcn33-wifi%2Z =5gàjldo-vcn28vcn28%*¹€=*¹€jldo-vcn18vcn18%w@=w@jldo-vcamavcama%&% =*¹€jldo-vcamdvcamd%B@=w@jldo-vcamio18vcamio%w@=w@jldo-vldo28vldo28%*¹€=-ÆÀjldo-vsram-others vsram-others%ê^=ôUjjn†–ldo-vsram-proc vsram-proc%ê^=ôUjjn†–ldo-vaux18vaux18%w@=w@jldo-vaud28vaud28%*¹€=*¹€jldo-vio28vio28%*¹€=*¹€jldo-vio18vio18%w@=w@j†–:ldo-vdramvdram%Èà=O€j äldo-vmcvmc%w@=2Z j,–>ldo-vmchvmch%,@ =2Z j,–=ldo-vemcvemc%,@ =2Z j,†–9ldo-vsim1vsim1%w@=w@j–Sldo-vsim2vsim2%ð =/M`j–+ldo-vibrvibr%O€=2Z j,–,ldo-vusb33vusb33%-ÆÀ=/M`j–5rtcmediatek,mt6357-rtckeysmediatek,mt6357-keyskey-poweršt©key-homešf©keypad@10010000.mediatek,mt8365-keypadmediatek,mt6779-keypadé z|]dkpd £disabledsyscon@10200000mediatek,mt8365-mcucfgsysconà – interrupt-controller@10200a80.mediatek,mt8365-sysirqmediatek,mt6577-sysirqeT à € –iommu@10205000mediatek,mt8365-m4uà P zf· !"Æ–Csyscon@1020e000$mediatek,mt8365-infracfg-naosysconà à–rng@1020f000(mediatek,mt8365-rngmediatek,mt7623-rngà ð]drngdma-controller@110002802mediatek,mt8365-uart-dmamediatek,mt6577-uart-dma`À€€€€€€€€Hz-./034Ó]dapdmaà–#serial@11002000*mediatek,mt8365-uartmediatek,mt6577-uartà  z# ] dbaudbusë##ðtxrx£okayú$defaultserial@11003000*mediatek,mt8365-uartmediatek,mt6577-uartÃ0 z$ ] dbaudbusë##ðtxrx£okayú%defaultserial@11004000*mediatek,mt8365-uartmediatek,mt6577-uartÃ@ z% ] dbaudbusë##ðtxrx£okayú&defaultpwm@11006000mediatek,mt8365-pwmÃ` zL(]   dtopmainpwm1pwm2pwm3ú'default£okayi2c@11007000(mediatek,mt8365-i2cmediatek,mt8168-i2c Ãp €€ z]4 dmaindma+£okay*† ú(defaulti2c@11008000(mediatek,mt8365-i2cmediatek,mt8168-i2c À € z]5 dmaindma+£okay*† ú)defaulthdmi@4c ite,it66121ÃL' zDú*default 8ED+Q,^-ports+port@0+Ãendpoint@0Ãk u.–]port@1+Ãendpoint@0Ãu/–atouchscreen@5dgoodix,gt9271Ã] ¸Ndefaultú0 …N 8O�1�-i2c@11009000(mediatek,mt8365-i2cmediatek,mt8168-i2c Ã� €€ z]6 dmaindma+ £disabledspi@1100a000(mediatek,mt8365-spimediatek,mt7622-spià+ z>]Fdparent-clksel-clkspi-clk £disabledpwm@1100e0002mediatek,mt8365-disp-pwmmediatek,mt8183-disp-pwmÃàdmainmm]S#•i2c@1100f000(mediatek,mt8365-i2cmediatek,mt8168-i2c Ãð € z]7 dmaindma+ £disabledusb@11201000#mediatek,mt8365-mtu3mediatek,mtu3 à . > ®macippc zª23 ]†EDdsys_ckref_ckmcu_ckdma_ck+M£okay¯otg ·high-speedú4defaultÅÕ5usb@11200000'mediatek,mt8365-xhcimediatek,mtk-xhcià ®mac zC(]†EDF$dsys_ckref_ckmcu_ckdma_ckxhci_ck£okayÕ5connector%gpio-usb-b-connectorusb-b-connector ã¾microì6mmc@11230000(mediatek,mt8365-mmcmediatek,mt8183-mmc Ã#Í z]I+dsourcehclksource_cg£okayø5Ik1B Q ëÂ_n}ƒ‹ú7™8defaultstate_uhs£9¯:mmc@11240000(mediatek,mt8365-mmcmediatek,mt8183-mmc Ã$É z]K,dsourcehclksource_cg£okayk¼ ÍLQ ëÂú;™<defaultstate_uhsÖä£=¯>mmc@11250000(mediatek,mt8365-mmcmediatek,mt8183-mmc Ã%Æ zD(]J-A)%dsourcehclksource_cgbus_clksys_cg £disabledethernet@112a0000mediatek,mt8365-ethÃ*ñ z]c89dcoreregtrans £disabledú?default@ rmiimdio+ethernet-phy@0Ö@dsi-phy@11c000000mediatek,mt8365-mipi-txmediatek,mt8183-mipi-txÃÀ :mipi_tx0_pll]–Rt-phy@11cc0000.mediatek,mt8365-tphymediatek,generic-tphy-v2+MÌ�usb-phy@0Ã]‡‚ drefda_ref–2usb-phy@1000Ã]‡‚ drefda_ref–3syscon@14000000mediatek,mt8365-mmsyssysconÖport+endpoint@0ÃuA–Dendpoint@1ÃuB–Xmutex@14001000mediatek,mt8365-disp-mutexà zš•smi@14002000mediatek,mt8365-smi-commonà  ]dapbsmigals0gals1•–larb@140030002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃ0ò]dapbsmi•!–ovl@1400b0002mediatek,mt8365-disp-ovlmediatek,mt8192-disp-ovlð] z¡2C•ports+port@0+Ãendpoint@0ÃuD–Aport@1+Ãendpoint@0ÃuE–Frdma@1400d0004mediatek,mt8365-disp-rdmamediatek,mt8183-disp-rdmaÃÐ]  z¢2C9•ports+port@0+Ãendpoint@0ÃuF–Eport@1+Ãendpoint@0ÃuG–Hcolor@1400f0006mediatek,mt8365-disp-colormediatek,mt8173-disp-colorÃð]  z¤•ports+port@0+Ãendpoint@0ÃuH–Gport@1+Ãendpoint@0ÃuI–Jccorr@140100006mediatek,mt8365-disp-ccorrmediatek,mt8183-disp-ccorrÃ]  z¥•ports+port@0+Ãendpoint@0ÃuJ–Iport@1+Ãendpoint@0ÃuK–Laal@140110002mediatek,mt8365-disp-aalmediatek,mt8183-disp-aalÃ] z¦•ports+port@0+Ãendpoint@0ÃuL–Kport@1+Ãendpoint@0ÃuM–Ngamma@140120006mediatek,mt8365-disp-gammamediatek,mt8183-disp-gammaà ] z§•ports+port@0+Ãendpoint@0ÃuN–Mport@1+Ãendpoint@0ÃuO–Pdither@140130008mediatek,mt8365-disp-dithermediatek,mt8183-disp-ditherÃ0] z¨•ports+port@0+Ãendpoint@0ÃuP–Oport@1+Ãendpoint@0ÃuQ–Vdsi@14014000(mediatek,mt8365-dsimediatek,mt8183-dsiÃ@denginedigitalhs]R z©QdphyªR•+£okaypanel@0startek,kd070fhfid015à [C 8hSuTport+endpoint@0ÃuU–Wports+port@0+Ãendpoint@0ÃuV–Qport@1+Ãendpoint@0ÃuW–Urdma@140160004mediatek,mt8365-disp-rdmamediatek,mt8183-disp-rdmaÃ`] zÃ2C9•ports+port@0+Ãendpoint@1ÃuX–Bport@1+Ãendpoint@1ÃuY–\dpi@14018000(mediatek,mt8365-dpimediatek,mt8192-dpiÀ]! dpixelenginepll zÅ• £disabledúZ™[defaultsleepports+port@0+Ãendpoint@1Ãu\–Yport@1+Ãendpoint@1Ãu]–.syscon@15000000mediatek,mt8365-imgsyssysconÖlarb@150010002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃò]dapbsmi•!–!syscon@16000000mediatek,mt8365-vdecsyssysconÖ^larb@160100002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃò]^^dapbsmi•!–"syscon@17000000mediatek,mt8365-vencsyssysconÖ_larb@170100002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbÃò]__dapbsmi•!– syscon@19020000mediatek,mt8365-apusysconÖaudio-controller@11220000mediatek,mt8365-afe-pcmÃ"'l]Lyz{|PQNOijkl•dtop_clk26m_clktop_audio_selaudio_i2s0_maudio_i2s1_maudio_i2s2_maudio_i2s3_mengen1engen2aud1aud2i2s0_m_seli2s1_m_seli2s2_m_seli2s3_m_sel za•£okay‚–jtimerarm,armv8-timer 0z   dummy13m fixed-clock*Æ]@–`timer@10017000/mediatek,mt8365-systimermediatek,mt6765-timerÃp zŠ]`dclk13mchosen•serial0:921600n8connectorhdmi-connector¡hdmi¾dport+endpoint@0Ãua–/firmwareopteelinaro,optee-tzÝsmcgpio-keys gpio-keysdefaultúbkey-volume-up > ¡volume_up§s©²memory@40000000·memoryÃ@Àregulator-0regulator-fixed otg_vbus%LK@=LK@ ÄÉ–6regulator-vsysregulator-fixedvsys†Ü–cregulator-vio33tpregulator-fixed vio33_tp%2Z =2Z îc–1reserved-memory+Msecmon@43000000ùÃCoptee@43200000ùÃC Àsoundmediatek,mt8365-mt6357/defaultdmicmiso_offmiso_onmosi_offmosi_onúd™ef ghi(jregulator-vsys-lcmregulator-fixedÉ Ä�=LK@%LK@ vsys_lcm–T compatibleinterrupt-parent#address-cells#size-cellsmodelaal0ccorr0color0dither0dpi0dsi0gamma0ovl0rdma0rdma1serial0ethernetopp-sharedphandleopp-hzopp-microvoltcpudevice_typereg#cooling-cellsenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclocksclock-namesoperating-points-v2proc-supplysram-supplyentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-frequencyclock-output-namesranges#interrupt-cellsinterrupt-controllerinterruptsinterrupt-namespower-domainsstatusmali-supply#power-domain-cellsmediatek,infracfgmediatek,infracfg-naomediatek,smidomain-supply#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellspinmuxinput-enablebias-pull-downdrive-strengthbias-pull-upoutput-highbias-disableoutput-lowreg-namesinterrupts-extendedmediatek,micbias0-microvoltmediatek,micbias1-microvolt#io-channel-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onlinux,keycodeswakeup-sourcemediatek,larbs#iommu-cellsdma-requests#dma-cellsdmasdma-namespinctrl-0pinctrl-names#pwm-cellsclock-div#sound-dai-cellsreset-gpiosvcn18-supplyvcn33-supplyvrf12-supplybus-widthremote-endpointirq-gpiosAVDD28-supplyVDDIO-supplyphysdr_modemaximum-speedusb-role-switchvusb33-supplyid-gpiosvbus-supplyassigned-clock-parentsassigned-clockscap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymax-frequencymmc-hs200-1_8vmmc-hs400-1_8vno-sdno-sdionon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiossd-uhs-sdr104sd-uhs-sdr50mediatek,pericfgphy-handlephy-mode#phy-cellsmediatek,larb-idiommusmediatek,rdma-fifo-sizephy-namesenable-gpiosiovcc-supplypower-supplymediatek,dmic-modestdout-pathlabellinux,codedebounce-intervalgpioenable-active-highregulator-boot-onvin-supplyno-mappinctrl-2pinctrl-3pinctrl-4pinctrl-5mediatek,platform