Ð þí‹8{ø(%{À`google,dojo-sku7google,dojo-sku5google,dojo-sku3google,dojo-sku1google,dojomediatek,mt8195 +7HP Dojo (sku 1, 3, 5, 7) board =convertiblealiasesJ/soc/dp-intf@1c015000S/soc/dp-intf@1c113000\/soc/dpi@1c112000a/soc/mailbox@10320000f/soc/mailbox@10330000k/soc/hdmi-tx@1c300000q/soc/hdr-engine@1c114000x/soc/mutex@1c016000/soc/mutex@1c101000†/soc/vpp-merge@1c10c000�/soc/vpp-merge@1c10d000”/soc/vpp-merge@1c10e000›/soc/vpp-merge@1c10f000¢/soc/vpp-merge@1c110000©/soc/dma-controller@1c104000´/soc/dma-controller@1c105000¿/soc/dma-controller@1c106000Ê/soc/dma-controller@1c107000Õ/soc/dma-controller@1c108000à/soc/dma-controller@1c109000ë/soc/dma-controller@1c10a000ö/soc/dma-controller@1c10b000/soc/i2c@11e00000/soc/i2c@11e01000 /soc/i2c@11e02000/soc/i2c@11e03000/soc/i2c@11e04000/soc/i2c@11d00000/soc/i2c@11d02000$/soc/mmc@11230000)/soc/mmc@11240000./soc/serial@11001100cpus+cpu@06cpuarm,cortex-a55BFpsciThec3@x4‹›€¨@º€Ç€Ô@æ€ó cpu@1006cpuarm,cortex-a55BFpsciThec3@x4‹›€¨@º€Ç€Ô@æ€ó cpu@2006cpuarm,cortex-a55BFpsciThec3@x4‹›€¨@º€Ç€Ô@æ€ó cpu@3006cpuarm,cortex-a55BFpsciThec3@x4‹›€¨@º€Ç€Ô@æ€ócpu@4006cpuarm,cortex-a78BFpsciTh�fÔÀx‹›¨@ºÇÔ@æó  cpu@5006cpuarm,cortex-a78BFpsciTh�fÔÀx‹›¨@ºÇÔ@æó  cpu@6006cpuarm,cortex-a78BFpsciTh�fÔÀx‹›¨@ºÇÔ@æó  cpu@7006cpuarm,cortex-a78BFpsciTh�fÔÀx‹›¨@ºÇÔ@æó  cpu-mapcluster0core0& core1& core2& core3&core4&core5&core6&core7&idle-states*pscicpu-retention-larm,idle-state7N_2p_€Dcpu-retention-barm,idle-state7N_-pŒ€äcpu-off-larm,idle-state7N_7p›€Hcpu-off-barm,idle-state7N_2pÈ€èl2-cache0cache‘�ª@¼ó�l2-cache1cache‘�ª@¼ó� l3-cachecache‘� ª@¼�dsu-pmu arm,dsu-pmu« ¶ »faildmic-codec dmic-codecÂÏ2mt8195-soundß»okayñ}ÿDL10_FEDPTX_BEETDM1_IN_BEETDM2_IN_BEETDM1_OUT_BEETDM2_OUT_BEUL_SRC1_BEAFE_SOF_DL2AFE_SOF_DL3AFE_SOF_UL4AFE_SOF_UL5default[)HeadphoneHPOLHeadphoneHPORIN1PHeadset MicRight SpkRight BE_OUTLeft SpkLeft BE_OUT'mediatek,mt8195_mt6359_max98390_rt56827m8195_m98390_5682smm-dai-link 7ETDM1_IN_BEAcpuhs-playback-dai-link 7ETDM1_OUT_BEAcpucodecWhs-capture-dai-link 7ETDM2_IN_BEAcpucodecWspk-playback-dai-link 7ETDM2_OUT_BEAcpucodecWdisplayport-dai-link7DPTX_BEcodecWfixed-factor-clock-13mfixed-factor-clockanuŠclk13m3oscillator-26m fixed-clockahŒº€Šclk26moscillator-32k fixed-clockah€Šclk32kperformance-controller@11bc10mediatek,cpufreq-hw B¼ ½0 �opp-table-gpuoperating-points-v2·~opp-390000000Â>í€É ‰hopp-410000000Âp€É ¡Òopp-431000000°‰ÀÉ ¡Òopp-473000000Â1h@É º<opp-515000000²FÀÉ º<opp-556000000Â!#ãÉ Ò¦opp-598000000Â#¤Á€É ëopp-640000000Â&% É ëopp-670000000Â'ïc€É äopp-700000000Â)¹'É L¸opp-730000000Â+‚ê€É }Œopp-760000000Â-L®É ®`opp-790000000Â/q€É ß4opp-820000000Â0à5É opp-850000000Â2©ø€É @Üopp-880000000Â4s¼É q°pmu-a55arm,cortex-a55-pmu «pmu-a78arm,cortex-a78-pmu «psci arm,psci-1.0Msmctimerarm,armv8-timer @«   soc+ simple-bus×Þinterrupt-controller@c000000 arm,gic-v3éú  B   « &ppi-partitionsinterrupt-partition-0F interrupt-partition-1Fsyscon@10000000 mediatek,mt8195-topckgensysconBa"syscon@10001000#mediatek,mt8195-infracfg_aosysconBaO#syscon@10003000mediatek,mt8195-pericfgsysconB0aIpinctrl@10005000mediatek,mt8195-pinctrl€BPÑÓÔâëô°B\iocfg0iocfg_bmiocfg_bliocfg_briocfg_lmiocfg_rbiocfg_tleintfv‚�«ëéŽdefault>²I2S_SPKR_MCLKI2S_SPKR_DATAINI2S_SPKR_LRCKI2S_SPKR_BCLKEC_AP_INT_ODLAP_FLASH_WP_LTCHPAD_INT_ODLEDP_HPD_1V8AP_I2C_CAM_SDAAP_I2C_CAM_SCLAP_I2C_TCHPAD_SDA_1V8AP_I2C_TCHPAD_SCL_1V8AP_I2C_AUD_SDAAP_I2C_AUD_SCLAP_I2C_TPM_SDA_1V8AP_I2C_TPM_SCL_1V8AP_I2C_TCHSCR_SDA_1V8AP_I2C_TCHSCR_SCL_1V8EC_AP_HPD_ODPCIE_NVME_RST_LPCIE_NVME_CLKREQ_ODLPCIE_RST_1V8_LPCIE_CLKREQ_1V8_ODLPCIE_WAKE_1V8_ODLCLK_24M_CAM0CAM1_SEN_ENAP_I2C_PWR_SCL_1V8AP_I2C_PWR_SDA_1V8AP_I2C_MISC_SCLAP_I2C_MISC_SDAEN_PP5000_HDMI_XAP_HDMITX_HTPLGAP_HDMITX_SCL_1V8AP_HDMITX_SDA_1V8AP_RTC_CLK32KAP_EC_WATCHDOG_LSRCLKENA0SRCLKENA1PWRAP_SPI0_CS_LPWRAP_SPI0_CKPWRAP_SPI0_MOSIPWRAP_SPI0_MISOSPMI_SCLSPMI_SDAI2S_HP_DATAINI2S_HP_MCLKI2S_HP_BCKI2S_HP_LRCKI2S_HP_DATAOUTSD_CD_ODLEN_PP3300_DISP_XTCHSCR_RST_1V8_LTCHSCR_REPORT_DISABLEEN_PP3300_WLAN_XBT_KILL_1V8_LI2S_SPKR_DATAOUTWIFI_KILL_1V8_LBEEP_ONSCP_I2C_SENSOR_SCL_1V8SCP_I2C_SENSOR_SDA_1V8AUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_DAT_MISO0AUD_DAT_MISO1AUD_DAT_MISO2SCP_VREQ_VAOAP_SPI_GSC_TPM_CLKAP_SPI_GSC_TPM_MOSIAP_SPI_GSC_TPM_CS_LAP_SPI_GSC_TPM_MISOEN_PP1000_CAM_XAP_EDP_BKLTENUSB3_HUB_RST_LWLAN_ALERT_ODLEC_IN_RW_ODLGSC_AP_INT_ODLHP_INT_ODLCAM0_RST_LCAM1_RST_LTCHSCR_INT_1V8_LCAM1_DET_LRST_ALC1011_LBL_PWM_1V8UART_AP_TX_DBG_RXUART_DBG_TX_AP_RXEN_SPKRAP_EC_WARM_RST_REQUART_SCP_TX_DBGCON_RXUART_DBGCON_TX_SCP_RXKPCOL0MT6315_GPU_INTMT6315_PROC_BC_INTSD_CMDSD_CLKSD_DAT0SD_DAT1SD_DAT2SD_DAT3EMMC_DAT7EMMC_DAT6EMMC_DAT5EMMC_DAT4EMMC_RSTBEMMC_CMDEMMC_CLKEMMC_DAT3EMMC_DAT2EMMC_DAT1EMMC_DAT0EMMC_DSLMT6360_INT_ODLSCP_JTAG0_TRSTNAP_SPI_EC_CS_LAP_SPI_EC_CLKAP_SPI_EC_MOSIAP_SPI_EC_MISOSCP_JTAG0_TMSSCP_JTAG0_TCKSCP_JTAG0_TDOSCP_JTAG0_TDIAP_SPI_FLASH_CS_LAP_SPI_FLASH_CLKAP_SPI_FLASH_MOSIAP_SPI_FLASH_MISOaudio-default-pinspins-cmd-datDÂEFGHIJK<12345pins-hp-jack-int-odlÂYÉÖecr50-irq-default-pinsmpins-gsc-ap-int-odlÂXÉcros-ec-irq-default-pins?pins-ec-ap-int-odlÂÖeÉedptx-default-pinsÐpins-cmd-datÂÖdisp-pwm0-default-pinsCpins-disp-pwmÂRadptx-default-pinsÖpins-cmd-datÂÖi2c0-default-pinsepins-bus ãðèi2c1-default-pinsfpins-bus  Öèðèi2c2-default-pinsipins-bus  ãðèi2c3-default-pinslpins-busÂÖèðèi2c4-default-pinsnpins-busÂÖèi2c5-default-pinsapins-busÂãðèi2c7-default-pinsbpins-busÂãmmc0-default-pinsLpins-cmd-dat$Â~}|{wvutyÉÖepins-clkÂzfpins-rstÂxÖemmc0-uhs-pinsMpins-cmd-dat$Â~}|{wvutyÉÖepins-clkÂzfpins-dsÂfpins-rstÂxÖemmc1-detect-pinsQpins-insertÂ6Ömmc1-default-pinsPpins-cmd-datÂnpqrsÉÖepins-clkÂofnor-default-pins_pins-ck-io ÂŽ��pins-csÂŒÖpcie0-default-pins[pins-bus ÂÖpcie1-default-pins^pins-bus ÂÖpanel-pwr-default-pinsæpins-vreg-enÂ7pio-default-pinspins-wifi-enableÂ:&pins-low-power-pd,Â./0ABCD€�Épins-low-power-pupd<ÂMNOPSUZ[]^_`hikÉepins-low-power-hdmi-disable  !Épins-low-power-hdmi-rsel-disableÂ"#É$ørt1019p-default-pinsèpins-amp-sdbÂd2scp-default-pins5pins-vreqÂLãÉspi0-default-pins>pins-cs-mosi-clk „†…ãpins-miso‡subpmic-default-pinscpins-subpmic-int-n‚ÉÖtrackpad-default-pinsgpins-int-nÂÉÖtouchscreen-default-pinsopins-int-nÂ\ÉÖepins-rstÂ8&pins-report-swÂ92syscon@10006000)mediatek,mt8195-scpsyssysconsimple-mfdB`power-controller!mediatek,mt8195-power-controller+=7power-domain@8B+=Q power-domain@9B n!"_mfgaltk#+=Q$power-domain@10B =power-domain@11B =power-domain@12B =power-domain@13B =power-domain@14B=power-domain@15BØn"""" "@"A"K"à% % %%%%%%%%%%%%%%%%% _vppsysvppsys1vppsys2vppsys3vppsys4vppsys5vppsys6vppsys7vppsys0-0vppsys0-1vppsys0-2vppsys0-3vppsys0-4vppsys0-5vppsys0-6vppsys0-7vppsys0-8vppsys0-9vppsys0-10vppsys0-11vppsys0-12vppsys0-13vppsys0-14vppsys0-15vppsys0-16vppsys0-17vppsys0-18k#+=power-domain@16B8n"â&$&%&&&'&(&)D_vdosys0vdosys0-0vdosys0-1vdosys0-2vdosys0-3vdosys0-4vdosys0-5k#+=power-domain@17Bn"á''_vppsys1vppsys1-0vppsys1-1k#=power-domain@22B n(((($_wepsys-0wepsys-1wepsys-2wepsys-3k#=power-domain@23Bn)_vdec0-0k#+=power-domain@24Bn*_vdec1-0k#=power-domain@25Bn+_vdec2-0k#=power-domain@26Bn, _venc0-larbk#+=power-domain@27Bn- _venc1-larbk#=power-domain@18B n"ã...&_vdosys1vdosys1-0vdosys1-1vdosys1-2k#+=power-domain@19Bk#=power-domain@20Bk#=power-domain@21Bn"Q_hdmi_tx=power-domain@28Bn//  _img-0img-1k#+=power-domain@29B=power-domain@30Bn"/0_ipeipe-0ipe-1k#=power-domain@31B(n11111_cam-0cam-1cam-2cam-3cam-4k#+=power-domain@32B =power-domain@33B!=power-domain@34B"=power-domain@0Bk#=power-domain@1Bk#=power-domain@2B=power-domain@3B=power-domain@4Bn"5"7_csi_rx_topcsi_rx_top1=power-domain@5Bn2 _ether=power-domain@6Bn"X"n _adspadsp1+k#=power-domain@7B n"g"""n#2_audioaudio1audio2audio3k#=watchdog@10007000mediatek,mt8195-wdt}BpO<syscon@1000c000"mediatek,mt8195-apmixedsyssysconBÀa!timer@10017000,mediatek,mt8195-timermediatek,mt6765-timerBp« n3pwrap@10024000mediatek,mt8195-pwrapsysconB@\pwrap«ón## _spiwrap•"$¥"Ëpmicmediatek,mt6359é¼ ÍÞadcmediatek,mt6359-auxadcáaudio-codecmediatek,mt6359-codecóregulatorsmediatek,mt6359-regulatorbuck_vs1vs1) 5A!‘ÀYubuck_vgpu11vgpu11)€A7‰ˆYÈ žubuck_vmodemvmodem)€AÈà‰*YÈbuck_vpuvpu)€A7‰ˆYÈ žubuck_vcorevcore)€AÖ ‰ˆYÈ žubuck_vs2vs2) 5AjYubuck_vpavpa)¡ A7±ÐY,buck_vproc2vproc2)€A7‰LYÈ žbuck_vproc1vproc1)€A7‰LYÈ žbuck_vcore_sshub vcore_sshub)€A7buck_vgpu11_sshub vgpu11_sshub)dpAdpuldo_vaud18vaud18)w@Aw@Yðldo_vsim1vsim1)ð A/M`ldo_vibrvibr)O€A2Z ldo_vrf12vrf12)ÈàAÖ uldo_vusbvusb)-ÆÀA-ÆÀYÀuJldo_vsram_proc2 vsram_proc2)¡ A½¶‰LYðuldo_vio18vio18)ð AýàYÀujldo_vcamiovcamio)ð Aýàldo_vcn18vcn18)w@Aw@Yðldo_vfe28vfe28)*¹€A*¹€Yxldo_vcn13vcn13) » AÖ ldo_vcn33_1_bt vcn33_1_bt)*¹€A5gàldo_vcn33_1_wifi vcn33_1_wifi)*¹€A5gàldo_vaux18vaux18)w@Aw@Yðuldo_vsram_others vsram_others) q°A q°‰ˆYð$ldo_vefusevefuse)ð A„€ldo_vxo22vxo22)w@A!‘Àuldo_vrfckvrfck)ã`Að ldo_vrfck_1vrfck)ëÀAjldo_vbif28vbif28)*¹€A*¹€Yðldo_vio28vio28)*¹€A2Z uldo_vemcvemc),@ A2Z ldo_vemc_1vemc)&% A2Z Nldo_vcn33_2_bt vcn33_2_bt)*¹€A5gàldo_vcn33_2_wifi vcn33_2_wifi)*¹€A5gàldo_va12va12)O€AÖ uldo_va09va09) 5AO€ldo_vrf18vrf18)ð AžPldo_vsram_md vsram_md)¡ A½¶‰*Yðldo_vufsvufs)ð AýàuOldo_vm18vm18)ð Aýàuldo_vbbckvbbck)ÈàAO€ldo_vsram_proc1 vsram_proc1)¡ A½¶‰LYðuldo_vsim2vsim2)ð A/M`ldo_vsram_others_sshubvsram_others_sshub)¡ A½¶rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt8195-spmi Bp� \pmifspmimstn##"E(_pmif_sys_ckpmif_tmr_ckspmimst_clk_mux•"$¥"Ë+mt6315@6mediatek,mt6315-regulatorBregulatorsvbuck1Vbcpu)€A7Y‰j žu mt6315@7mediatek,mt6315-regulatorBregulatorsvbuck1Vgpu)€A7Y‰j ž infra-iommu@10315000mediatek,mt8195-iommu-infraB1PPP«¶Xmailbox@10320000mediatek,mt8195-gceB2@«âÃn#¡mailbox@10330000mediatek,mt8195-gceB3@«äÃn#scp@10500000mediatek,mt8195-scp0BPrp€\sramcfgl1tcm«Î»okayÏmediatek/mt8195/scp.imgÝ4default5€cros-ec-rpmsggoogle,cros-ec-rpmsgëcros-ec-rpmsgclock-controller@10720000mediatek,mt8195-scp_adspBra6dsp@10803000mediatek,mt8195-dsp B€0„ \cfgsram,n"X"n"Š6"#K_adsp_selclk26m_ckaudio_local_busmainpll_d7_d2scp_adsp_audiodspaudio_hÿ7 rxtx89»okayÝ:;mailbox@10816000mediatek,mt8195-adsp-mboxÃB�`«¾8mailbox@10817000mediatek,mt8195-adsp-mboxÃB�p«¿9mt8195-afe-pcm@10890000mediatek,mt8195-audioB‰"ÿ7«61< 8audiosys”n!!"Ú"Û"Ü"Ý"ß"g"""#"n"e"a"b"c"d#26ó_clk26mapll1_ckapll2_ckapll12_div0apll12_div1apll12_div2apll12_div3apll12_div9a1sys_hp_selaud_intbus_selaudio_h_selaudio_local_bus_seldptx_m_seli2so1_m_seli2so2_m_seli2si1_m_seli2si2_m_selinfra_ao_audio_26m_bscp_adsp_audiodsp»okayDdÝ=serial@11001100*mediatek,mt8195-uartmediatek,mt6577-uartB«� n# _baudbus»okayserial@11001200*mediatek,mt8195-uartmediatek,mt6577-uartB«Ž n# _baudbus »disabledserial@11001300*mediatek,mt8195-uartmediatek,mt6577-uartB«� n# _baudbus »disabledserial@11001400*mediatek,mt8195-uartmediatek,mt6577-uartB«Ó n# _baudbus »disabledserial@11001500*mediatek,mt8195-uartmediatek,mt6577-uartB«Ô n# _baudbus »disabledserial@11001600*mediatek,mt8195-uartmediatek,mt6577-uartB«Õ n# _baudbus »disabledauxadc@11002000.mediatek,mt8195-auxadcmediatek,mt8173-auxadcB n#_mainá»okayçsyscon@11003000"mediatek,mt8195-pericfg_aosysconB0a2spi@1100a000(mediatek,mt8195-spimediatek,mt6765-spi+B «¿n"™"#_parent-clksel-clkspi-clk»okaydefault>…ec@0+google,cros-ec-spiB Ídefault?™-ÆÀ«i2c-tunnelgoogle,cros-ec-i2c-tunnel¹+sbs-battery@bsbs,sbs-batteryB Ëßregulator@0google,cros-ec-regulatorBmt_pmic_vmc_ldo)O€A6î€Sregulator@1google,cros-ec-regulatorBmt_pmic_vmch_ldo))2àA6î€Rtypecgoogle,cros-ec-typec+connector@0usb-c-connectorBôdualÿhost sourceconnector@1usb-c-connectorBôdualÿhost sourcekeyboard-controllergoogle,cros-ec-keyb( ;PU}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g iž­txcàá ä ¤øqrs4b  thermal-sensor@1100b000mediatek,mt8195-lvts-apB° «©n#1#w@A$ƒlvts-calib-data-1lvts-calib-data-2”ásvs@1100bc00mediatek,mt8195-svsB¼«Çn#_mainwB@(ƒsvs-calibration-datat-calibration-data1#8svs_rstpwm@1100e0002mediatek,mt8195-disp-pwmmediatek,mt8183-disp-pwmBà«Ëÿ7ªn"*#0_mainmm»okaydefaultCäpwm@1100f0002mediatek,mt8195-disp-pwmmediatek,mt8183-disp-pwmBð«ªn"+#N_mainmm »disabledspi@11010000(mediatek,mt8195-spimediatek,mt6765-spi+B«Àn"™"#3_parent-clksel-clkspi-clk »disabledspi@11012000(mediatek,mt8195-spimediatek,mt6765-spi+B «Án"™"#4_parent-clksel-clkspi-clk »disabledspi@11013000(mediatek,mt8195-spimediatek,mt6765-spi+B0«Ân"™"#5_parent-clksel-clkspi-clk »disabledspi@11018000(mediatek,mt8195-spimediatek,mt6765-spi+B€«Ãn"™"#<_parent-clksel-clkspi-clk »disabledspi@11019000(mediatek,mt8195-spimediatek,mt6765-spi+B�«Än"™"#=_parent-clksel-clkspi-clk »disabledspi@1101d000mediatek,mt8195-spi-slaveBЫÅn#R_spi•"¥"˜ »disabledspi@1101e000mediatek,mt8195-spi-slaveBà«Æn#S_spi•"¥"˜ »disabledethernet@11021000&mediatek,mt8195-gmacsnps,dwmac-5.10aB@«Ìµmacirq._axiapbmac_mainptp_refrmii_internalmac_cg0n22"R"S"T2 •"R"S"T¥"Â"Ã"Äÿ7Å#ÖDæEùF   " »disabledmdiosnps,dwmac-mdio+stmmac-axi-config / ? ODrx-queues-config Y oEqueue0 € “queue1 € “queue2 € “queue3 € “tx-queues-config « ÁFqueue0 Ó € ßqueue1 Ó € ßqueue2 Ó € ßqueue3 Ó € ßusb@11201000#mediatek,mt8195-mtu3mediatek,mtu3 B -ÿ > \macippc× ?+«€n#/"í#B_sys_ckref_ckmcu_ck íGH« òIg»okay host Jusb@0'mediatek,mt8195-xhcimediatek,mtk-xhciB\mac«�•","-¥"–"–$n#/"í!#B$_sys_ckref_ckmcu_ckdma_ckxhci_ck»okay   -Kmmc@11230000(mediatek,mt8195-mmcmediatek,mt8183-mmc B#õ«ƒn"##_sourcehclksource_cg»okay 9 C U fL� ë u „ “ › ¡defaultstate_uhsL ¯M ¹N ÅOmmc@11240000(mediatek,mt8195-mmcmediatek,mt8183-mmc B$Ç«‡n"##$_sourcehclksource_cg•"¥"¿»okay 9 Ò ã6� ëÂ ì “defaultstate_uhsPQ ¯P ó  ¹R ÅSmmc@11250000(mediatek,mt8195-mmcmediatek,mt8183-mmc B%櫈n" ##I_sourcehclksource_cg•" ¥"¿ »disabledufshci@11270000mediatek,mt8195-ufshciB'#«‰ íT@n#?#@#A#6#7#8#Z#]X_ufsufs_aesufs_tickunipro_sysclkunipro_tickunipro_mp_bclkufs_tx_symbolufs_mem_sub@   »disabledthermal-sensor@11278000mediatek,mt8195-lvts-mcuB'€«ªn#1#w@A$ƒlvts-calib-data-1lvts-calib-data-2”Øusb@11290000'mediatek,mt8195-xhcimediatek,mtk-xhci B))> \macippc« íU•"."/¥"–"–$n2"ï!2$_sys_ckref_ckmcu_ckdma_ckxhci_ck òIh«»okay   J -K 5usb@112a1000#mediatek,mt8195-mtu3mediatek,mtu3 B*-ÿ*> \macippc×*?+«•"0¥"–n2"ñ2_sys_ckref_ckmcu_ck íV« òIi»okay host Jusb@0'mediatek,mt8195-xhcimediatek,mtk-xhciB\mac«•"1¥"–n2_sys_ck»okay -Kusb@112b1000#mediatek,mt8195-mtu3mediatek,mtu3 B+-ÿ+> \macippc×+?+«•"2¥"–n2"ó2 _sys_ckref_ckmcu_ck íW« òIj»okay host Jusb@0'mediatek,mt8195-xhcimediatek,mtk-xhciB\mac«•"3¥"–n2 _sys_ck»okay J -Kpcie@112f0000*mediatek,mt8195-pciemediatek,mt8192-pcie6pci+B/@ \pcie-mac« [ÿ8×� ‚ à eX o0n#V###&#+#K2/_pl_250mtl_26mtl_96mtl_32kperi_26mperi_mem•"G¥" íY ~pcie-phyÿ7é ˆ` ›ZZZZ»okaydefault[interrupt-controlleréZpcie@112f8000*mediatek,mt8195-pciemediatek,mt8192-pcie6pci+B/€@ \pcie-mac« [ÿ8×�$$ ‚$ $ à eX o(n#W#X#Q2/_pl_250mtl_26mtl_96mtl_32kperi_26mperi_mem•"H¥" í\ ~pcie-phyÿ7é ˆ` ›]]]]»okaydefault^interrupt-controlleré]spi@1132c000(mediatek,mt8195-normediatek,mt8173-norB2À«9n"o22 _spisfaxi+»okaydefault_flash@0jedec,spi-norB™u © ºefuse@11c10000%mediatek,mt8195-efusemediatek,efuseBÁ+usb3-tx-imp@184,1B„ Ëuusb3-rx-imp@184,2B„ Ëtusb3-intr@185B… Ësusb3-tx-imp@186,1B† Ërusb3-rx-imp@186,2B† Ëqusb3-intr@187B‡ Ëpusb2-intr-p0@188,1Bˆ Ëusb2-intr-p1@188,2Bˆ Ëusb2-intr-p2@189,1B‰ Ëusb2-intr-p3@189,2B‰ Ëpciephy-rx-ln1@190,1B� Ë|pciephy-tx-ln1-nmos@190,2B� Ë{pciephy-tx-ln1-pmos@191,1B‘ Ëzpciephy-rx-ln0@191,2B‘ Ëypciephy-tx-ln0-nmos@192,1B’ Ëxpciephy-tx-ln0-pmos@192,2B’ Ëwpciephy-glb-intr@193B“ Ëvdp-data@1acB¬Ïlvts1-calib@1bcB¼@lvts2-calib@1d0BÐ8Asvs-calib@580B€dBsocinfo-data1@7a0B t-phy@11c40000.mediatek,mt8195-tphymediatek,generic-tphy-v3+×Ä»okayusb-phy@0Bn"ò_ref ÐVt-phy@11c50000.mediatek,mt8195-tphymediatek,generic-tphy-v3+×Å»okayusb-phy@0Bn"ô_ref ÐWdsi-phy@11c800000mediatek,mt8195-mipi-txmediatek,mt8183-mipi-txBÈn Šmipi_tx0_plla Ð »disabled±dsi-phy@11c900000mediatek,mt8195-mipi-txmediatek,mt8183-mipi-txBÉn Šmipi_tx1_plla Ð »disabled´i2c@11d00000(mediatek,mt8195-i2cmediatek,mt8192-i2c BÐ"€€«šun`#; _maindma+»okayh€defaultai2c@11d01000(mediatek,mt8195-i2cmediatek,mt8192-i2c BÐ"€«›un`#; _maindma+ »disabledi2c@11d02000(mediatek,mt8195-i2cmediatek,mt8192-i2c BÐ "€€«œun`#; _maindma+»okayh€defaultbpmic@34émediatek,mt6360B4 Í‚µIRQBdefaultc«clock-controller@11d03000mediatek,mt8195-imp_iic_wrap_sBÐ0a`hdmi-phy@11d5f000mediatek,mt8195-hdmi-phyBÕð n"P#! ! _pll_ref26mpll1pll2 Šhdmi_txplla Ð Û  ê »disabledÎi2c@11e00000(mediatek,mt8195-i2cmediatek,mt8192-i2c Bà"€€«�und#; _maindma+»okayh€defaultei2c@11e01000(mediatek,mt8195-i2cmediatek,mt8192-i2c Bà"€«“und#; _maindma+»okayh€ ü0Ôdefaultftrackpad@15elan,ekth3000B Ídefaultg h«i2c@11e02000(mediatek,mt8195-i2cmediatek,mt8192-i2c Bà "€€«–und#; _maindma+»okayh€defaulticodec@1aB ÍY¼ ! 0j <j Ik Wjrealtek,rt5682s fúamplifier@38maxim,max98390B8 |d ˆRight¼amplifier@39maxim,max98390B9 ˆLeft¼i2c@11e03000(mediatek,mt8195-i2cmediatek,mt8192-i2c Bà0"€€«˜und#; _maindma+»okayh€defaultltpm@50 google,cr50BP ÍXdefaultmi2c@11e04000(mediatek,mt8195-i2cmediatek,mt8192-i2c Bà@"€«™und#; _maindma+»okayh€defaultntouchscreen@10 hid-over-i2cB š Í\defaulto ©  Àh »disabledtouchscreen@15 hid-over-i2cB š Í\defaulto ©  Àhclock-controller@11e05000mediatek,mt8195-imp_iic_wrap_wBàPadt-phy@11e30000.mediatek,mt8195-tphymediatek,generic-tphy-v3+×ãÿ7»okayusb-phy@0B n"ð _refda_ref ÐUusb-phy@700Bn!"ð _refda_ref wpqrƒintrrx_imptx_imp Ð\t-phy@11e40000.mediatek,mt8195-tphymediatek,generic-tphy-v3+×ä»okayusb-phy@0B n"î _refda_ref ÐGusb-phy@700Bn!"î _refda_ref wstuƒintrrx_imptx_imp ÐHphy@11e80000mediatek,mt8195-pcie-phyBè\sifwvwxyz{|Gƒglb_intrtx_ln0_pmostx_ln0_nmosrx_ln0tx_ln1_pmostx_ln1_nmosrx_ln1ÿ7 лokayYufs-phy@11fa0000.mediatek,mt8195-ufsphymediatek,mt8183-ufsphyBúÀn _unipromp Ð »disabledTgpu@13000000>mediatek,mt8195-malimediatek,mt8192-maliarm,mali-valhall-jmB@n}0«�Œ‹ µjobmmugpu Ë~(ÿ7 7 7 7 7 ßcore0core1core2core3core4»okay ò clock-controller@13fbf000mediatek,mt8195-mfgcfgBûða}syscon@14000000mediatek,mt8195-vppsys0sysconBa þ%dma-controller@14001000mediatek,mt8195-mdp3-rdmaB þ   *€ÿ7 7�€n%<   >display@14002000mediatek,mt8195-mdp3-fgB  þ n%display@14003000mediatek,mt8195-mdp3-stitchB0 þ0n%display@14004000mediatek,mt8195-mdp3-hdrB@ þ@n%"display@14005000mediatek,mt8195-mdp3-aalBP«F þPn% ÿ7display@140060002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rszB` þ` %n% display@14007000mediatek,mt8195-mdp3-tdshpBp þpn%#display@14008000mediatek,mt8195-mdp3-colorB€«I þ€n%$ÿ7display@14009000mediatek,mt8195-mdp3-ovlB�«J þ�n%%ÿ7 7�‚display@1400a000mediatek,mt8195-mdp3-paddingB  þ n%ÿ7display@1400b000mediatek,mt8195-mdp3-tccB° þ°n%dma-controller@1400c0004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrotBÀ þÀ  +n% 7�ƒÿ7 >mutex@1400f000mediatek,mt8195-vpp-mutexBð«P þðn%ÿ7smi@14010000mediatek,mt8195-smi-sub-commonBn%%%_apbsmigals0 I‚ÿ7ƒsmi@14011000mediatek,mt8195-smi-sub-commonBn%%%_apbsmigals0 I‚ÿ7 smi@14012000mediatek,mt8195-smi-common-vppB  n%%%%_apbsmigals0gals1ÿ7‚larb@14013000mediatek,mt8195-smi-larbB0 V Iƒn%%_apbsmiÿ7†iommu@14018000mediatek,mt8195-iommu-vppB€8 g„…†‡ˆ‰Š‹Œ�Ž��‘«Rn%_bclk¶ÿ7�clock-controller@14e00000mediatek,mt8195-wpesysBàa(clock-controller@14e02000mediatek,mt8195-wpesys_vpp0Bà aclock-controller@14e03000mediatek,mt8195-wpesys_vpp1Bà0alarb@14e04000mediatek,mt8195-smi-larbBà@ V I’n((_apbsmiÿ7½larb@14e05000mediatek,mt8195-smi-larbBàP V I‚n((% _apbsmigalsÿ7ˆsyscon@14f00000mediatek,mt8195-vppsys1sysconBða þ 'mutex@14f01000mediatek,mt8195-vpp-mutexBð«{ þ n''ÿ7larb@14f02000mediatek,mt8195-smi-larbBð  V I’n''% _apbsmigalsÿ7¼larb@14f03000mediatek,mt8195-smi-larbBð0 V Iƒn''% _apbsmigalsÿ7‡display@14f06000mediatek,mt8195-mdp3-splitBð` þ `n''+',ÿ7display@14f07000mediatek,mt8195-mdp3-tccBðp þ pn'dma-controller@14f08000mediatek,mt8195-mdp3-rdmaBð€ þ € „¨n' 7“ ÿ7 >dma-controller@14f09000mediatek,mt8195-mdp3-rdmaBð� þ � …©n'  7“¤ÿ7 >dma-controller@14f0a000mediatek,mt8195-mdp3-rdmaBð  þ   †ªn'  7�Àÿ7 >display@14f0b000mediatek,mt8195-mdp3-fgBð° þ °n' display@14f0c000mediatek,mt8195-mdp3-fgBðÀ þ Àn' display@14f0d000mediatek,mt8195-mdp3-fgBðÐ þ Ðn' display@14f0e000mediatek,mt8195-mdp3-hdrBðà þ àn'display@14f0f000mediatek,mt8195-mdp3-hdrBðð þ ðn'display@14f10000mediatek,mt8195-mdp3-hdrBñ þ n' display@14f11000mediatek,mt8195-mdp3-aalBñ«i þ n'ÿ7display@14f12000mediatek,mt8195-mdp3-aalBñ «j þ n'ÿ7display@14f13000mediatek,mt8195-mdp3-aalBñ0«k þ 0n'!ÿ7display@14f140002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rszBñ@ þ @ �¯n'display@14f150002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rszBñP þ P ‘°n'$display@14f160002mediatek,mt8195-mdp3-rszmediatek,mt8183-mdp3-rszBñ` þ ` ’±n'%display@14f17000mediatek,mt8195-mdp3-tdshpBñp þ pn'display@14f18000mediatek,mt8195-mdp3-tdshpBñ€ þ €n'(display@14f19000mediatek,mt8195-mdp3-tdshpBñ� þ �n')display@14f1a000mediatek,mt8195-mdp3-mergeBñ  þ  n'ÿ7display@14f1b000mediatek,mt8195-mdp3-mergeBñ° þ °n'ÿ7display@14f1c000mediatek,mt8195-mdp3-colorBñÀ«t þ Àn'ÿ7display@14f1d000mediatek,mt8195-mdp3-colorBñÐ þ Ыun'ÿ7display@14f1e000mediatek,mt8195-mdp3-colorBñà«v þ àn'ÿ7display@14f1f000mediatek,mt8195-mdp3-ovlBñð«w þ ðn'ÿ7 7“¢display@14f20000mediatek,mt8195-mdp3-paddingBò þ n'ÿ7display@14f21000mediatek,mt8195-mdp3-paddingBò þ n'ÿ7display@14f22000mediatek,mt8195-mdp3-paddingBò  þ n'ÿ7dma-controller@14f230004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrotBò0 þ 0 Ÿ«n' 7“£ÿ7 >dma-controller@14f240004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrotBò@ þ @  ¬n' 7“¦ÿ7 >dma-controller@14f250004mediatek,mt8195-mdp3-wrotmediatek,mt8183-mdp3-wrotBòP þ P ¡­n' 7�Âÿ7 >clock-controller@15000000mediatek,mt8195-imgsysBa/larb@15001000mediatek,mt8195-smi-larbB V  I”n///  _apbsmigalsÿ7¾smi@15002000mediatek,mt8195-smi-sub-commonB n//%_apbsmigals0 I‚ÿ7—smi@15003000mediatek,mt8195-smi-sub-commonB0n/// _apbsmigals0 I’ÿ7”clock-controller@15110000 mediatek,mt8195-imgsys1_dip_topBa•larb@15120000mediatek,mt8195-smi-larbB V  I”n/•_apbsmiÿ7¿clock-controller@15130000mediatek,mt8195-imgsys1_dip_nrBaclock-controller@15220000mediatek,mt8195-imgsys1_wpeB"a–larb@15230000mediatek,mt8195-smi-larbB# V  I”n/–_apbsmiÿ7Àclock-controller@15330000mediatek,mt8195-ipesysB3a0larb@15340000mediatek,mt8195-smi-larbB4 V  I—n00_apbsmiÿ7‰clock-controller@16000000mediatek,mt8195-camsysBa1larb@16001000mediatek,mt8195-smi-larbB V  I˜n111 _apbsmigalsÿ7Álarb@16002000mediatek,mt8195-smi-larbB  V I™n11_apbsmiÿ7Šsmi@16004000mediatek,mt8195-smi-sub-commonB@n111_apbsmigals0 I’ÿ7˜smi@16005000mediatek,mt8195-smi-sub-commonBPn11%_apbsmigals0 I‚ÿ7™larb@16012000mediatek,mt8195-smi-larbB  V I™nšš_apbsmiÿ7 ‹larb@16013000mediatek,mt8195-smi-larbB0 V I˜n››_apbsmiÿ7 Âlarb@16014000mediatek,mt8195-smi-larbB@ V I™nœœ_apbsmiÿ7!‘larb@16015000mediatek,mt8195-smi-larbBP V I˜n��_apbsmiÿ7!Çclock-controller@1604f000mediatek,mt8195-camsys_rawaBðašclock-controller@1606f000mediatek,mt8195-camsys_yuvaBða›clock-controller@1608f000mediatek,mt8195-camsys_rawbBðaœclock-controller@160af000mediatek,mt8195-camsys_yuvbB ða�clock-controller@16140000mediatek,mt8195-camsys_mrawBažlarb@16141000mediatek,mt8195-smi-larbB V I˜n1ž1 _apbsmigalsÿ7"Ælarb@16142000mediatek,mt8195-smi-larbB  V I™nžž_apbsmiÿ7"�clock-controller@17200000mediatek,mt8195-ccusysB aŸlarb@17201000mediatek,mt8195-smi-larbB  V I™nŸŸ_apbsmiÿ7Œvideo-codec@18000000mediatek,mt8195-vcodec-dec *€ 7“ + B@×`video-codec@2000mediatek,mtk-vcodec-lat-socB  7�à�á n"A))"�_selvdeclattop•"A¥"�ÿ7video-codec@10000mediatek,mtk-vcodec-latB«Ä0 7““““““ n"A))"�_selvdeclattop•"A¥"�ÿ7video-codec@25000mediatek,mtk-vcodec-coreBP«ÃP 7“ “¡“¢“£“¤“¥“¦“§“¨“© n"A**"�_selvdeclattop•"A¥"�ÿ7larb@1800d000mediatek,mt8195-smi-larbBÐ V I’n))_apbsmiÿ7Ålarb@1800e000mediatek,mt8195-smi-larbBà V I n%)_apbsmiÿ7�clock-controller@1800f000mediatek,mt8195-vdecsys_socBða)larb@1802e000mediatek,mt8195-smi-larbBà V I’n**_apbsmiÿ7Äclock-controller@1802f000mediatek,mt8195-vdecsysBða*larb@1803e000mediatek,mt8195-smi-larbBà V I n%+_apbsmiÿ7Žclock-controller@1803f000mediatek,mt8195-vdecsys_core1Bða+clock-controller@190f3000mediatek,mt8195-apusys_pllB0aclock-controller@1a000000mediatek,mt8195-vencsysBa,larb@1a010000mediatek,mt8195-smi-larbB V I’n,,_apbsmiÿ7Ãvideo-codec@1a020000mediatek,mt8195-vcodec-encBH 7“`“a“b“c“d“v“w“x“y«U *€n, _venc_sel•"@¥"�ÿ7+jpeg-decoder@1a040000mediatek,mt8195-jpgdecÿ70 7“m“n“r“s“t“u+0×jpgdec@0,0mediatek,mt8195-jpgdec-hwB0 7“m“n“r“s“t“u«Wn,_jpgdecÿ7jpgdec@0,10000mediatek,mt8195-jpgdec-hwB0 7“m“n“r“s“t“u«Xn,_jpgdecÿ7jpgdec@1,0mediatek,mt8195-jpgdec-hwB0 7���Ž�’�“�”�•«\n-_jpgdecÿ7clock-controller@1b000000mediatek,mt8195-vencsys_core1Ba-syscon@1c01a0005mediatek,mt8195-vdosys0mediatek,mt8195-mmsyssysconB  ¡a þ¡ &port+endpoint@0B v¢£jpeg-encoder@1a030000mediatek,mt8195-jpgencÿ7 7�‡�ˆ�‰�Œ+0×jpgenc@0,0mediatek,mt8195-jpgenc-hwB 7“g“h“i“l«Vn,_jpgencÿ7jpgenc@1,0mediatek,mt8195-jpgenc-hwB 7�‡�ˆ�‰�Œ«[n-_jpgencÿ7larb@1b010000mediatek,mt8195-smi-larbB V I‚n--%  _apbsmigalsÿ7�ovl@1c000000mediatek,mt8195-disp-ovlB«|ÿ7n& 7“ þ¡ports+port@0Bendpoint v£¢port@1Bendpoint v¤¥rdma@1c002000mediatek,mt8195-disp-rdmaB «~ÿ7n& 7“ þ¡ ports+port@0Bendpoint v¥¤port@1Bendpoint v¦§color@1c0030006mediatek,mt8195-disp-colormediatek,mt8173-disp-colorB0«ÿ7n& þ¡0ports+port@0Bendpoint v§¦port@1Bendpoint v¨©ccorr@1c0040006mediatek,mt8195-disp-ccorrmediatek,mt8192-disp-ccorrB@«€ÿ7n& þ¡@ports+port@0Bendpoint v©¨port@1Bendpoint vª«aal@1c0050002mediatek,mt8195-disp-aalmediatek,mt8183-disp-aalBP«�ÿ7n& þ¡Pports+port@0Bendpoint v«ªport@1Bendpoint v¬­gamma@1c0060006mediatek,mt8195-disp-gammamediatek,mt8183-disp-gammaB`«‚ÿ7n& þ¡`ports+port@0Bendpoint v­¬port@1Bendpoint v®¯dither@1c0070008mediatek,mt8195-disp-dithermediatek,mt8183-disp-ditherBp«ƒÿ7n&  þ¡pports+port@0Bendpoint v¯®port@1Bendpoint v°²dsi@1c008000(mediatek,mt8195-dsimediatek,mt8183-dsiB€«„ÿ7n&&*±_enginedigitalhs í± ~dphy »disableddsc@1c009000mediatek,mt8195-disp-dscB�«…ÿ7n& þ¡�ports+port@0Bendpoint v²°port@1Bendpoint v³µdsi@1c012000(mediatek,mt8195-dsimediatek,mt8183-dsiB «Žÿ7n&&+´_enginedigitalhs í´ ~dphy »disabledmerge@1c014000mediatek,mt8195-disp-mergeB@«�ÿ7n& þ¡@ports+port@0Bendpoint vµ³port@1Bendpoint v¶·dp-intf@1c015000mediatek,mt8195-dp-intfBP«‘ÿ7n&,&!_pixelenginepll»okayports+port@0Bendpoint v·¶port@1Bendpoint v¸Ñmutex@1c016000mediatek,mt8195-disp-mutexB`«’ÿ7n& þ¡` Ularb@1c018000mediatek,mt8195-smi-larbB€ V I’n&(&(%  _apbsmigalsÿ7ºlarb@1c019000mediatek,mt8195-smi-larbB� V I‚n&(% % _apbsmigalsÿ7„syscon@1c100000mediatek,mt8195-vdosys1sysconB ¡ þ¡aO.port+endpoint@1B v¹Ìsmi@1c01b000mediatek,mt8195-smi-common-vdoB° n&%&&&)&$_apbsmigals0gals1ÿ7’iommu@1c01f000mediatek,mt8195-iommu-vdoBð8 gº»¼½¾¿ÀÁÂÃÄÅÆÇ«�¶n&'_bclkÿ7“mutex@1c101000mediatek,mt8195-disp-mutexB«îÿ7n. þ¡ Àlarb@1c102000mediatek,mt8195-smi-larbB  V I’n... _apbsmigalsÿ7»larb@1c103000mediatek,mt8195-smi-larbB0 V I‚n..%  _apbsmigalsÿ7…dma-controller@1c104000mediatek,mt8195-vdo1-rdmaB@«ïn.ÿ7 7“@ þ¡@ >dma-controller@1c105000mediatek,mt8195-vdo1-rdmaBP«ðn.ÿ7 7�` þ¡P >dma-controller@1c106000mediatek,mt8195-vdo1-rdmaB`«ñn.ÿ7 7“A þ¡` >dma-controller@1c107000mediatek,mt8195-vdo1-rdmaBp«òn.ÿ7 7�a þ¡p >dma-controller@1c108000mediatek,mt8195-vdo1-rdmaB€«ón.ÿ7 7“B þ¡€ >dma-controller@1c109000mediatek,mt8195-vdo1-rdmaB�«ôn.ÿ7 7�b þ¡� >dma-controller@1c10a000mediatek,mt8195-vdo1-rdmaB «õn.ÿ7 7“C þ¡  >dma-controller@1c10b000mediatek,mt8195-vdo1-rdmaB°«ön.ÿ7 7�c þ¡° >vpp-merge@1c10c000mediatek,mt8195-disp-mergeBÀ«÷n. ._mergemerge_asyncÿ7 þ¡À †1.vpp-merge@1c10d000mediatek,mt8195-disp-mergeBЫøn. ._mergemerge_asyncÿ7 þ¡Ð †1.vpp-merge@1c10e000mediatek,mt8195-disp-mergeBà«ùn. ._mergemerge_asyncÿ7 þ¡à †1.vpp-merge@1c10f000mediatek,mt8195-disp-mergeBð«ún. ._mergemerge_asyncÿ7 þ¡ð †1.vpp-merge@1c110000mediatek,mt8195-disp-mergeB«ûn. ._mergemerge_asyncÿ7 þ¡ š1.ports+port@0+Bendpoint@1B vÈÍport@1+Bendpoint@1B vÉÊdpi@1c112000mediatek,mt8195-dpiB n.-..2_pixelenginepll«ÿ71. »disabledports+port@0Bendpointport@1Bendpointdp-intf@1c113000mediatek,mt8195-dp-intfB0«ÿ7n./.!_pixelenginepll»okayports+port@0+Bendpoint@1B vÊÉport@1+Bendpoint@1B vË×hdr-engine@1c114000mediatek,mt8195-disp-ethdrpB@Pp� °À4\mixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsp þ¡@¡P¡p¡�¡ ¡°¡Àhn.%. .#.!.$.".1.&.'.(.).*"ƒ_mixervdo_fe0vdo_fe1gfx_fe0gfx_fe1vdo_beadl_dsvdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncethdr_topÿ7 7�d�e«(1.3.4.5.6.7E8vdo_fe0_asyncvdo_fe1_asyncgfx_fe0_asyncgfx_fe1_asyncvdo_be_asyncports+port@0+Bendpoint@1B v̹port@1+Bendpoint@1B vÍÈhdmi-tx@1c300000mediatek,mt8195-hdmi-tx¼B0 n"Q"L"M',_bushdcphdcp24mhdmi-split•"L¥"“«¥ÿ7 íÎ ~hdmi »disabledi2cmediatek,mt8195-hdmi-ddcnports+port@0Bendpointport@1Bendpointedp-tx@1c500000mediatek,mt8195-edp-txBP€wσdp_calibration_dataÿ7«¤ ±¤»okaydefaultÐports+port@0Bendpoint vѸport@1Bendpoint  vÒÕaux-buspanel edp-panel ÍÓ ÚÔportendpoint vÕÒdp-tx@1c600000mediatek,mt8195-dp-txB`€wσdp_calibration_dataÿ7«Ê ±¤»okay¼defaultÖports+port@0+Bendpoint@1B v×Ëport@1Bendpoint Âthermal-zonescpu0-thermal äè òúØtripstrip-alertL$ÐEpassiveÙtrip-crit† $Ð Ecriticalcooling-mapsmap0/Ù04 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu1-thermal äè òúØtripstrip-alertL$ÐEpassiveÚtrip-crit† $Ð Ecriticalcooling-mapsmap0/Ú04 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu2-thermal äè òúØtripstrip-alertL$ÐEpassiveÛtrip-crit† $Ð Ecriticalcooling-mapsmap0/Û04 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu3-thermal äè òúØtripstrip-alertL$ÐEpassiveÜtrip-crit† $Ð Ecriticalcooling-mapsmap0/Ü04 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu4-thermal äè òúØtripstrip-alertL$ÐEpassiveÝtrip-crit† $Ð Ecriticalcooling-mapsmap0/Ý04ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu5-thermal äè òúØtripstrip-alertL$ÐEpassiveÞtrip-crit† $Ð Ecriticalcooling-mapsmap0/Þ04ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu6-thermal äè òúØtripstrip-alertL$ÐEpassiveßtrip-crit† $Ð Ecriticalcooling-mapsmap0/ß04ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu7-thermal äè òúØtripstrip-alertL$ÐEpassiveàtrip-crit† $Ð Ecriticalcooling-mapsmap0/à04ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿvpu0-thermal äè òúátripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalvpu1-thermal äè òúá tripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalgpu-thermal äè òúá tripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalgpu1-thermal äè òúá tripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalvdec-thermal äè òúá tripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalimg-thermal äè òúá tripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalinfra-thermal äè òúátripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalcam0-thermal äè òúátripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalcam1-thermal äè òúátripstrip-alertL$ÐEpassivetrip-crit† $Ð Ecriticalsoc-area-thermal äè òúâtripstrip-critH $è Ecriticalpmic-area-thermal äè òãtripstrip-critH $è Ecriticalbacklight-lcd0pwm-backlightCÿU@ nR{ÿ ’ä¡  ÍåÔchosen—serial0:115200n8memory@400000006memoryB@€regulator-pp3300-disp-xregulator-fixedpp3300_disp_x)2Z A2Z Y Ä£ ¶7defaultæ»kÓregulator-pp3300-ldo-z5regulator-fixedpp3300_ldo_z5uÆ)2Z A2Z »åregulator-pp3300-s3regulator-fixed pp3300_s3uÆ)2Z A2Z »khregulator-pp3300-z2regulator-fixed pp3300_z2uÆ)2Z A2Z »åkregulator-pp4200-z2regulator-fixed pp4200_z2uÆ)@@A@@»åregulator-pp5000-s5regulator-fixed pp5000_s5uÆ)LK@ALK@»åregulator-ppvar-sysregulator-fixed ppvar_sysuÆåthermal-sensor-t1generic-adc-thermal”Øçäsensor-channelàõÿÿØðÿÿìxÍ~ˆ%'Ã:˜[N ïa¨„u0ˆ¸¹œ@]¯È ÃPÁÖØ€ê`Gýèpí$øÊ8€¬L“_�}sk† \š(O­°DÁ8;ÔÀ3èH,âthermal-sensor-t2generic-adc-thermal”Øçäsensor-channelàõÿÿØðÿÿìxÍ~ˆ%'Ã:˜[N ïa¨„u0ˆ¸¹œ@]¯È ÃPÁÖØ€ê`Gýèpí$øÊ8€¬L“_�}sk† \š(O­°DÁ8;ÔÀ3èH,ãregulator-5v0-usb-vbusregulator-fixed usb-vbus)LK@ALK@£uKreserved-memory+×memory@50000000shared-dma-poolBP�4memory@60000000shared-dma-poolB`Ø;memory@60d80000shared-dma-poolB`Ø=memory@60e80000shared-dma-poolB`è(:rt1019prealtek,rt1019prt1019p¼defaultè d »disabled compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typedp-intf0dp-intf1dpi1gce0gce1hdmi0ethdr0mutex0mutex1merge1merge2merge3merge4merge5vdo1-rdma0vdo1-rdma1vdo1-rdma2vdo1-rdma3vdo1-rdma4vdo1-rdma5vdo1-rdma6vdo1-rdma7i2c0i2c1i2c2i2c3i2c4i2c5i2c7mmc0mmc1serial0device_typeregenable-methodperformance-domainsclock-frequencycapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellscpu-supplyphandlecpuentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedinterruptscpusstatusnum-channelswakeup-delay-msmediatek,platformmediatek,adspmediatek,dai-linkpinctrl-namespinctrl-0audio-routinglink-namemediatek,clk-providersound-dai#clock-cellsclocksclock-divclock-multclock-output-names#performance-domain-cellsopp-sharedopp-hzopp-microvoltrangesdma-ranges#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesmediatek,rsel-resistance-in-si-unitgpio-line-namespinmuxinput-enablebias-pull-upbias-disabledrive-strength-microampdrive-strengthbias-pull-downoutput-highoutput-low#power-domain-cellsdomain-supplyclock-namesmediatek,infracfgmediatek,disable-extrstassigned-clocksassigned-clock-parents#sound-dai-cellsinterrupts-extended#io-channel-cellsmediatek,dmic-modemediatek,mic-type-0regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modes#iommu-cells#mbox-cellsfirmware-namememory-regionmediatek,rpmsg-namepower-domainsmbox-namesmboxesmediatek,topckgenresetsreset-namesmediatek,etdm-in2-cowork-sourcemediatek,etdm-out2-cowork-sourcemediatek,pad-selectspi-max-frequencywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapnvmem-cellsnvmem-cell-names#thermal-sensor-cells#pwm-cellsinterrupt-namesmediatek,pericfgsnps,axi-configsnps,mtl-rx-configsnps,mtl-tx-configsnps,txpblsnps,rxpblsnps,clk-csrsnps,wr_osr_lmtsnps,rd_osr_lmtsnps,blensnps,rx-queues-to-usesnps,rx-sched-spsnps,dcb-algorithmsnps,map-to-dma-channelsnps,tx-queues-to-usesnps,tx-sched-wrrsnps,weightsnps,priorityphysmediatek,syscon-wakeupdr_modevusb33-supplyrx-fifo-depthvbus-supplybus-widthcap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymmc-hs200-1_8vmmc-hs400-1_8vno-sdiono-sdnon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiosno-mmcsd-uhs-sdr50sd-uhs-sdr104freq-table-hzmediatek,ufs-disable-mcqmediatek,u3p-dis-mskusb2-lpm-disablebus-rangeiommu-mapiommu-map-maskphy-namesinterrupt-map-maskinterrupt-mapspi-rx-bus-widthspi-tx-bus-widthbits#phy-cellsmediatek,ibiasmediatek,ibias_upi2c-scl-internal-delay-nsvcc-supplyrealtek,jd-srcAVDD-supplyDBVDD-supplyMICVDD-supplyLDO1-IN-supplyrealtek,amic-delay-msreset-gpiossound-name-prefixhid-descr-addrpost-power-on-delay-msvdd-supplyoperating-points-v2power-domain-namesmali-supplymediatek,gce-client-regmediatek,gce-eventsmediatek,scpiommus#dma-cellsmediatek,smimediatek,larb-idmediatek,larbsremote-endpointmediatek,merge-mutemediatek,merge-fifo-enmax-linkrate-mhzdata-lanespower-supplybacklightpolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicebrightness-levelsdefault-brightness-levelenable-gpiosnum-interpolated-stepspwmsstdout-pathenable-active-highgpiovin-supplyregulator-boot-onio-channelsio-channel-namestemperature-lookup-tableno-maplabelsdb-gpios