Ð þí¯28¨è(J¨°$mediatek,mt8192-evbmediatek,mt8192 +!7MediaTek MT8192 evaluation boardaliases=/soc/ovl@14005000B/soc/ovl@14006000J/soc/ovl@14014000R/soc/rdma@14007000X/soc/rdma@14015000^/soc/serial@11002000fixed-factor-clock-13mfixed-factor-clockfsz„�clk13m¢$oscillator0 fixed-clockfªŒº€�clk26m¢oscillator1 fixed-clockfª€�clk32kcpus+cpu@0ºcpuarm,cortex-a55ÆÊpsciªec3@Øè€õ@€€!@3€@Qe«x¢ cpu@100ºcpuarm,cortex-a55ÆÊpsciªec3@Øè€õ@€€!@3€@Qe«x¢ cpu@200ºcpuarm,cortex-a55ÆÊpsciªec3@Øè€õ@€€!@3€@Qe«x¢ cpu@300ºcpuarm,cortex-a55ÆÊpsciªec3@Øè€õ@€€!@3€@Qe«x¢ cpu@400ºcpuarm,cortex-a76ÆÊpsciª�fÔÀØèõ@!@3@ Qex¢cpu@500ºcpuarm,cortex-a76ÆÊpsciª�fÔÀØèõ@!@3@ Qex¢cpu@600ºcpuarm,cortex-a76ÆÊpsciª�fÔÀØèõ@!@3@ Qex¢cpu@700ºcpuarm,cortex-a76ÆÊpsciª�fÔÀØèõ@!@3@ Qex¢cpu-mapcluster0core0‡ core1‡ core2‡ core3‡ core4‡core5‡core6‡core7‡l2-cache0cache‹ê÷@ @—¢l2-cache1cache‹ê÷@ @—¢ l3-cachecache‹ê ÷@ —¢idle-states¥pscicpu-retention-larm,idle-state²ÉÚ7ëŒû ¢cpu-retention-barm,idle-state²ÉÚ#ë‘ûТcpu-off-larm,idle-state²ÉÚ<ë›û\¢cpu-off-barm,idle-state²ÉÚ(ë›û ¢pmu-a55arm,cortex-a55-pmu  pmu-a76arm,cortex-a76-pmu  psci arm,psci-1.0Ñsmctimerarm,armv8-timer @    ªÆ]@opp-table-0operating-points-v2¢5opp-358000000"V¥€) @*opp-399000000"ÈAÀ) pþopp-440000000"9Þ) ¡Òopp-482000000"º¼€) Ò¦opp-523000000",XÀ) zopp-564000000"!�õ) 4Nopp-605000000"$‘@) e"opp-647000000"&�oÀ) •öopp-688000000") ) ÆÊopp-724000000"+']) opp-748000000",•“) @Üopp-772000000".É) q°opp-795000000"/b¼À) ¢„opp-819000000"0ÐòÀ) ÓXopp-843000000"2?(À) ,opp-866000000"3ž€) 5soc+ simple-bus7;performance-controller@11bc10mediatek,cpufreq-hw Ƽ ½0 B¢interrupt-controller@c000000 arm,gic-v3\m „ Æ     ¢ppi-partitionsinterrupt-partition-0™ ¢interrupt-partition-1™¢syscon@10000000 mediatek,mt8192-topckgensysconÆf¢syscon@10001000 mediatek,mt8192-infracfgsysconÆf¢¢syscon@10003000mediatek,mt8192-pericfgsysconÆ0f¢*pinctrl@10005000mediatek,mt8192-pinctrl°ÆPÂÑÓÔâçêòó°]¯iocfg0iocfg_rmiocfg_bmiocfg_bliocfg_briocfg_lmiocfg_lbiocfg_rtiocfg_ltiocfg_tleint¹ÉÕÜ„ Ô\¢syscon@10006000)mediatek,mt8192-scpsyssysconsimple-mfdÆ`power-controller!mediatek,mt8192-power-controller+á¢,power-domain@0Æs:/õaudioaudio1audio2ápower-domain@1Æsõconnápower-domain@2Æs õmfgalt+ápower-domain@3Æ+ápower-domain@4Æápower-domain@5Æápower-domain@6Æápower-domain@7Æápower-domain@8Æápower-domain@9Æ (s !õdispdisp-0disp-1disp-2disp-3+ápower-domain@10Æ (sõipeipe-0ipe-1ipe-2ipe-3ápower-domain@11Æ sõispisp-0isp-1ápower-domain@12Æ sõisp2isp2-0isp2-1ápower-domain@13Æ s õmdpmdp-0ápower-domain@14Æs3 õvencvenc-0ápower-domain@15Æ s4õvdecvdec-0vdec-1vdec-2+ápower-domain@16Æsõvdec2-0vdec2-1vdec2-2ápower-domain@17Æ(s   õcamcam-0cam-1cam-2cam-3+ápower-domain@18Æs! õcam_rawa-0ápower-domain@19Æs" õcam_rawb-0ápower-domain@20Æs# õcam_rawc-0áwatchdog@10007000mediatek,mt8192-wdtÆp¢¢+syscon@1000c000"mediatek,mt8192-apmixedsyssysconÆÀf¢)timer@10017000,mediatek,mt8192-timermediatek,mt6765-timerÆp és$pwrap@10026000mediatek,mt6873-pwrapÆ`¯pwrap Üs õspiwrap#ƒpmicmediatek,mt6359„\:adcmediatek,mt6359-auxadcKaudio-codecmediatek,mt6359-codecregulatorsmediatek,mt6359-regulatorbuck_vs1]vs1l 5„!‘Àœ¸buck_vgpu11]vgpu11l€„7̈œÈ ábuck_vmodem]vmodeml€„ÈàÌ*œÈbuck_vpu]vpul€„7̈œÈ ábuck_vcore]vcorel€„Ö ÌˆœÈ ábuck_vs2]vs2l 5„jœ¸buck_vpa]vpal¡ „7±Ðœ,buck_vproc2]vproc2l€„7ÌLœÈ ábuck_vproc1]vproc1l€„7ÌLœÈ ábuck_vcore_sshub ]vcore_sshubl€„7buck_vgpu11_sshub ]vgpu11_sshubl€„7ldo_vaud18]vaud18lw@„w@œðldo_vsim1]vsim1lð „/M`ldo_vibr]vibrlO€„2Z ldo_vrf12]vrf12lÈà„Ö ldo_vusb]vusbl-ÆÀ„-ÆÀœÀ¸ldo_vsram_proc2 ]vsram_proc2l¡ „½¶ÌLœð¸ldo_vio18]vio18lð „ýàœÀ¸ldo_vcamio]vcamiolð „ýàldo_vcn18]vcn18lw@„w@œðldo_vfe28]vfe28l*¹€„*¹€œxldo_vcn13]vcn13l » „Ö ldo_vcn33_1_bt ]vcn33_1_btl*¹€„5gàldo_vcn33_1_wifi ]vcn33_1_wifil*¹€„5gàldo_vaux18]vaux18lw@„w@œð¸ldo_vsram_others ]vsram_othersl¡ „½¶Ìˆœðldo_vefuse]vefuselð „„€ldo_vxo22]vxo22lw@„!‘À¸ldo_vrfck]vrfcklã`„ð ldo_vrfck_1]vrfcklëÀ„jldo_vbif28]vbif28l*¹€„*¹€œðldo_vio28]vio28l*¹€„2Z ¸ldo_vemc]vemcl,@ „2Z ldo_vemc_1]vemcl&% „2Z ldo_vcn33_2_bt ]vcn33_2_btl*¹€„5gàldo_vcn33_2_wifi ]vcn33_2_wifil*¹€„5gàldo_va12]va12lO€„Ö ¸ldo_va09]va09l 5„O€ldo_vrf18]vrf18lð „žPldo_vsram_md ]vsram_mdl¡ „½¶Ì*œðldo_vufs]vufslð „ýàldo_vm18]vm18lð „ýà¸ldo_vbbck]vbbcklÈà„O€ldo_vsram_proc1 ]vsram_proc1l¡ „½¶ÌLœð¸ldo_vsim2]vsim2lð „/M`ldo_vsram_others_sshub]vsram_others_sshubl¡ „½¶rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt6873-spmi Æp� ¯pmifspmimsts8(õpmif_sys_ckpmif_tmr_ckspmimst_clk_mux#ƒmailbox@10228000mediatek,mt8192-gceÆ"€@ Ëùsõgce¢6clock-controller@10720000mediatek,mt8192-scp_adspÆrffailserial@11002000*mediatek,mt8192-uartmediatek,mt6577-uartÆ  m s õbaudbusokayserial@11003000*mediatek,mt8192-uartmediatek,mt6577-uartÆ0 n s õbaudbus disabledclock-controller@11007000mediatek,mt8192-imp_iic_wrap_cÆpfspi@1100a000(mediatek,mt8192-spimediatek,mt6765-spi+Æ  ŸsMõparent-clksel-clkspi-clk disabledthermal-sensor@1100b000mediatek,mt8192-lvts-apư  ©s  %lvts-calib-data-10¢Ssvs@1100bc00mediatek,mt8192-svsƼ §s õmain&%(svs-calibration-datat-calibration-data Fsvs_rstpwm@1100e000mediatek,mt8183-disp-pwmÆà «Rs!8õmainmm disabledspi@11010000(mediatek,mt8192-spimediatek,mt6765-spi+Æ  sM<õparent-clksel-clkspi-clk disabledspi@11012000(mediatek,mt8192-spimediatek,mt6765-spi+Æ  ¡sM>õparent-clksel-clkspi-clk disabledspi@11013000(mediatek,mt8192-spimediatek,mt6765-spi+Æ0 ¢sM?õparent-clksel-clkspi-clk disabledspi@11018000(mediatek,mt8192-spimediatek,mt6765-spi+Æ€ £sMLõparent-clksel-clkspi-clk disabledspi@11019000(mediatek,mt8192-spimediatek,mt6765-spi+Æ� ¤sMMõparent-clksel-clkspi-clk disabledspi@1101d000(mediatek,mt8192-spimediatek,mt6765-spi+ÆÐ ¥sMmõparent-clksel-clkspi-clk disabledspi@1101e000(mediatek,mt8192-spimediatek,mt6765-spi+Æà ¦sMnõparent-clksel-clkspi-clk disabledscp@10500000mediatek,mt8192-scp0ÆPrp€¯sramcfgl1tcm ³sõmain disabled¢Iusb@11200000'mediatek,mt8192-xhcimediatek,mtk-xhci Æ  > ¯macippc]aqhost�'("##]] s7)R$õsys_ckref_ckmcu_ckdma_ckxhci_ck† ”* f disabledsyscon@11210000mediatek,mt8192-audsyssysconÆ! f¢-audio-controllermediatek,mt8192-audio Ê + Faudiosys«)¿Ñ,¼s----------- - --------/:H/e0i+g,k;<=>?@ABCDŽ��‘’“”•–—˜7uõaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adda6_adc_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_tdm_clkaud_tml_clkaud_nleaud_dac_hires_clkaud_adc_hires_clkaud_adc_hires_tmlaud_adda6_adc_hires_clkaud_3rd_dac_clkaud_3rd_dac_predis_clkaud_3rd_dac_tmlaud_3rd_dac_hires_clkaud_infra_clkaud_infra_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d4_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d4top_mux_aud_eng2top_apll2_d4top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_i2s6_m_seltop_i2s7_m_seltop_i2s8_m_seltop_i2s9_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_apll12_div5top_apll12_div6top_apll12_div7top_apll12_div8top_apll12_div9top_mux_audio_htop_clk26m_clkpcie@11230000mediatek,mt8192-pcieºpciÆ#  ¯pcie-mac+0s+'*j^\/õpl_250mtl_26mtl_96mtl_32kperi_26mtop_133m)#Q ûßÿ8;‚€�€€€\é`ü....interrupt-controller„\¢.spi@11234000mediatek,mt8192-norÆ#@à ¯s:w] õspisfaxi:#+ disabledthermal-sensor@11278000mediatek,mt8192-lvts-mcuÆ'€ ªs  %lvts-calib-data-10¢Jefuse@11c10000%mediatek,mt8192-efusemediatek,efuseÆÁ+socinfo-data1@44ÆDsocinfo-data2@50ÆPdata1@1c0ÆÀX¢%calib@580Æ€h¢&i2c@11cb0000mediatek,mt8192-i2c ÆË!s€ ss/x õmaindmaz+ disabledclock-controller@11cb1000mediatek,mt8192-imp_iic_wrap_eÆËf¢/i2c@11d00000mediatek,mt8192-i2c ÆÐ!v€ ws0x õmaindmaz+ disabledi2c@11d01000mediatek,mt8192-i2c ÆÐ!w€€ xs0x õmaindmaz+ disabledi2c@11d02000mediatek,mt8192-i2c ÆÐ !y€ ys0x õmaindmaz+ disabledclock-controller@11d03000mediatek,mt8192-imp_iic_wrap_sÆÐ0f¢0i2c@11d20000mediatek,mt8192-i2c ÆÒ!q€ qs1x õmaindmaz+ disabledi2c@11d21000mediatek,mt8192-i2c ÆÒ!q€€ rs1x õmaindmaz+ disabledi2c@11d22000mediatek,mt8192-i2c ÆÒ !s€€ ts1x õmaindmaz+ disabledclock-controller@11d23000 mediatek,mt8192-imp_iic_wrap_wsÆÒ0f¢1i2c@11e00000mediatek,mt8192-i2c Æà!u€ us2x õmaindmaz+ disabledclock-controller@11e01000mediatek,mt8192-imp_iic_wrap_wÆàf¢2t-phy@11e40000.mediatek,mt8192-tphymediatek,generic-tphy-v2+;äusb-phy@0Æsõref ¢'usb-phy@700Æ sõref ¢(dsi-phy@11e50000mediatek,mt8183-mipi-txÆås) f  �mipi_tx0_pll disabled¢9i2c@11f00000mediatek,mt8192-i2c Æð!p€€ ps3x õmaindmaz+ disabledi2c@11f01000mediatek,mt8192-i2c Æð!u€€ vs3x õmaindmaz+ disabledclock-controller@11f02000mediatek,mt8192-imp_iic_wrap_nÆð f¢3clock-controller@11f10000mediatek,mt8192-msdc_topÆñf¢4mmc@11f60000(mediatek,mt8192-mmcmediatek,mt8183-mmc Æöõ c8s4 444443õsourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cg disabledmmc@11f70000(mediatek,mt8192-mmcmediatek,mt8183-mmc Æ÷Ç g8s4 444443õsourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cg disabledgpu@13000000)mediatek,mt8192-maliarm,mali-valhall-jmÆ@0 mlk qjobmmugpus)(Ñ,,,,,core0core1core2core3core4(5 disabledclock-controller@13fbf000mediatek,mt8192-mfgcfgÆûðfsyscon@14000000mediatek,mt8192-mmsyssysconÆf¢<66C6¢mutex@14001000mediatek,mt8192-disp-mutexÆ üsC6[²³Ñ, smi@14002000mediatek,mt8192-smi-commonÆ  s õapbsmigals0gals1Ñ, ¢7larb@14003000mediatek,mt8192-smi-larbÆ0o€7sõapbsmiÑ, ¢:larb@14004000mediatek,mt8192-smi-larbÆ@o€7sõapbsmiÑ, ¢;ovl@14005000mediatek,mt8192-disp-ovlÆP þs�88Ñ, C6Povl@14006000mediatek,mt8192-disp-ovl-2lÆ` ÿÑ, s�8"8 C6`rdma@140070004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaÆp s�8”Ñ, C6pcolor@140090006mediatek,mt8192-disp-colormediatek,mt8173-disp-colorÆ� Ñ, sC6�ccorr@1400a000mediatek,mt8192-disp-ccorrÆ  Ñ, s C6 aal@1400b0002mediatek,mt8192-disp-aalmediatek,mt8183-disp-aalư Ñ, sC6°gamma@1400c0006mediatek,mt8192-disp-gammamediatek,mt8183-disp-gammaÆÀ Ñ, s C6Àpostmask@1400d000mediatek,mt8192-disp-postmaskÆÐ Ñ, s C6Ðdither@1400e0008mediatek,mt8192-disp-dithermediatek,mt8183-disp-ditherÆà Ñ, s C6àdsi@14010000mediatek,mt8183-dsiÆ  s 9õenginedigitalhs�9¬dphyÑ,   disabledportendpointovl@14014000mediatek,mt8192-disp-ovl-2lÆ@  Ñ, s�8#8!C6@rdma@140150004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaÆP  Ñ, s�8%”C6Pdpi@14016000mediatek,mt8192-dpiÆ` s!)õpixelenginepll disabledm4u@1401d000mediatek,mt8192-m4uÆÐ<¶:;<=>?@ABCDEFGH sõbclkÑ, Å¢8clock-controller@15020000mediatek,mt8192-imgsysÆf¢larb@1502e000mediatek,mt8192-smi-larbÆào €7sõapbsmiÑ, ¢@clock-controller@15820000mediatek,mt8192-imgsys2Æ‚f¢larb@1582e000mediatek,mt8192-smi-larbÆ‚ào €7sõapbsmiÑ, ¢Avideo-codec@16000000mediatek,mt8192-vcodec-decÆÒI�8€+;`video-codec@10000mediatek,mtk-vcodec-latÆ ª@�8 8¡8¢8£8¤8¥8¦8§(s4Fõselsoc-vdecsoc-latvdectop4#FÑ,video-codec@25000mediatek,mtk-vcodec-coreÆP ©X�8€8�8‚8ƒ8„8…8†8‡8ˆ8‰8Š(s4Fõselsoc-vdecsoc-latvdectop4#FÑ,larb@1600d000mediatek,mt8192-smi-larbÆÐo€7sõapbsmiÑ,¢>clock-controller@1600f000mediatek,mt8192-vdecsys_socÆðf¢larb@1602e000mediatek,mt8192-smi-larbÆào€7sõapbsmiÑ,¢=clock-controller@1602f000mediatek,mt8192-vdecsysÆðf¢clock-controller@17000000mediatek,mt8192-vencsysÆf¢larb@17010000mediatek,mt8192-smi-larbÆo€7sõapbsmiÑ,¢?vcodec@17020000mediatek,mt8192-vcodec-encÆ X�8à8á8â8ã8ä8å8æ8ç8è8í8î 5ÒIÑ,s õvenc_sel3#Wclock-controller@1a000000mediatek,mt8192-camsysÆf¢ larb@1a001000mediatek,mt8192-smi-larbÆo €7s  õapbsmiÑ,¢Blarb@1a002000mediatek,mt8192-smi-larbÆ o€7s  õapbsmiÑ,¢Clarb@1a00f000mediatek,mt8192-smi-larbÆðo€7s!!õapbsmiÑ,¢Dlarb@1a010000mediatek,mt8192-smi-larbÆo€7s""õapbsmiÑ,¢Elarb@1a011000mediatek,mt8192-smi-larbÆo€7s##õapbsmiÑ,¢Fclock-controller@1a04f000mediatek,mt8192-camsys_rawaÆðf¢!clock-controller@1a06f000mediatek,mt8192-camsys_rawbÆðf¢"clock-controller@1a08f000mediatek,mt8192-camsys_rawcÆðf¢#clock-controller@1b000000mediatek,mt8192-ipesysÆf¢larb@1b00f000mediatek,mt8192-smi-larbÆðo€7sõapbsmiÑ, ¢Hlarb@1b10f000mediatek,mt8192-smi-larbÆðo€7sõapbsmiÑ, ¢Gclock-controller@1f000000mediatek,mt8192-mdpsysÆf¢larb@1f002000mediatek,mt8192-smi-larbÆ o€7sõapbsmiÑ, ¢<thermal-zonescpu0-thermalßèíúJtripstrip-alertLÐÁpassive¢Ktrip-crit† Ð Ácriticalcooling-mapsmap0*K0/ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu1-thermalßèíúJtripstrip-alertLÐÁpassive¢Ltrip-crit† Ð Ácriticalcooling-mapsmap0*L0/ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu2-thermalßèíúJtripstrip-alertLÐÁpassive¢Mtrip-crit† Ð Ácriticalcooling-mapsmap0*M0/ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu3-thermalßèíúJtripstrip-alertLÐÁpassive¢Ntrip-crit† Ð Ácriticalcooling-mapsmap0*N0/ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿcpu4-thermalßèíúJtripstrip-alertLÐÁpassive¢Otrip-crit† Ð Ácriticalcooling-mapsmap0*O0/ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu5-thermalßèíúJtripstrip-alertLÐÁpassive¢Ptrip-crit† Ð Ácriticalcooling-mapsmap0*P0/ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu6-thermalßèíúJtripstrip-alertLÐÁpassive¢Qtrip-crit† Ð Ácriticalcooling-mapsmap0*Q0/ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu7-thermalßèíúJtripstrip-alertLÐÁpassive¢Rtrip-crit† Ð Ácriticalcooling-mapsmap0*R0/ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿvpu0-thermalßèíúStripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalvpu1-thermalßèíúS tripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalgpu-thermalßèíúS tripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalgpu1-thermalßèíúS tripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalinfra-thermalßèíúS tripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalcam-thermalßèíúS tripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalmd0-thermalßèíúStripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalmd1-thermalßèíúStripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalmd2-thermalßèíúStripstrip-alertLÐÁpassivetrip-crit† Ð Ácriticalchosen>serial0:921600n8memory@40000000ºmemoryÆ@€ compatibleinterrupt-parent#address-cells#size-cellsmodelovl0ovl-2l0ovl-2l2rdma0rdma4serial0#clock-cellsclocksclock-divclock-multclock-output-namesphandleclock-frequencydevice_typeregenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheperformance-domainscapacity-dmips-mhz#cooling-cellscpucache-levelcache-unifiedentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usinterruptsopp-sharedopp-hzopp-microvoltdma-ranges#performance-domain-cells#interrupt-cells#redistributor-regionsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-ranges#power-domain-cellsclock-namesmediatek,infracfgassigned-clocksassigned-clock-parents#sound-dai-cells#io-channel-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modes#mbox-cellsstatusresetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellsinterrupts-extendedinterrupt-namesphyswakeup-sourcemediatek,syscon-wakeupmediatek,apmixedsysmediatek,topckgenpower-domainsbus-rangeinterrupt-map-maskinterrupt-map#phy-cellspower-domain-namesoperating-points-v2mboxesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusmediatek,rdma-fifo-sizephy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-path