Ð þíG8p(×8 google,squirtlemediatek,mt8186 + 7convertibleDGoogle squirtle boardaliasesJ/soc/ovl@14005000O/soc/ovl@14006000W/soc/rdma@14007000]/soc/rdma@1401f000c/soc/i2c@11007000h/soc/i2c@11008000m/soc/i2c@11009000r/soc/i2c@1100f000w/soc/i2c@11016000|/soc/mmc@11230000�/soc/mmc@11240000†/soc/serial@11002000fhctl@1000ce00mediatek,mt8186-fhctlŽ •Î ™disabledccimediatek,mt8186-cciŽ cciintermediate¬ÀÌ"opp-table-ccioperating-points-v2ÔÌopp-500000000ßÍeæ 'ÀÌopp-560000000ß!`ìæ L¸Ìopp-612000000ß$zaæ •öÌopp-682000000ß(¦~€æ ÷žÌ opp-752000000ß,Òœæ YFÌ opp-822000000ß0þ¹€æ ºîÌ opp-875000000ß4'pÀæ ëÂÌ opp-927000000ß7@åÀæ 5Ì opp-980000000ß:i�æ ~>Ìopp-1050000000ß>•º€æ ßæÌopp-1120000000ßBÁØæ )$Ìopp-1155000000ßD׿Àæ ŠÌÌopp-1190000000ßFíõ€æ Ô Ìopp-1260000000ßKæ~ðÌopp-1330000000ßOF0€æ)ÖÌopp-1400000000ßSrNæ¼RÌopp-table-cluster0operating-points-v2ÔÌopp-500000000ßÍeæ 'Àôopp-774000000ß."M€æ L¸ôopp-875000000ß4'pÀæ ®`ôopp-975000000ß:QÀæ ô opp-1075000000ß@2Àæ q°ô opp-1175000000ßF Àæ ÓXô opp-1275000000ßKþôÀæ 5ô opp-1375000000ßQôÕÀæ –¨ô opp-1500000000ßYh/æ ºôopp-1618000000ß`p¸€æ Yøôopp-1666000000ßcM$€æ » ôopp-1733000000ßgK{@æHôopp-1800000000ßkIÒæ~ðôopp-1866000000ßo8æ€æùôopp-1933000000ßs7=@æZªôopp-2000000000ßw5”æ¼Rôopp-table-cluster1operating-points-v2ÔÌ#opp-774000000ß."M€æ L¸ôopp-835000000ß1ÅÀæ •öôopp-919000000ß6ÆÓÀæ ÷žôopp-1002000000ß;¹N€æ YFô opp-1085000000ß@«É@æ ÓXô opp-1169000000ßE­†@æ 5ô opp-1308000000ßMöæ ßæô opp-1419000000ßT”8Àæ Yøô opp-1530000000ß[1ò€æ ìtôopp-1670000000ßcŠ-€æ—Zôopp-1733000000ßgK{@æùôopp-1796000000ßk Éæsôopp-1860000000ßnÝYæÔ¼ôopp-1923000000ßrž¦Àæ6dôopp-1986000000ßz0„€æôopp-2050000000߃!Væôcpus+cpu-mapcluster0core0core1core2core3core4core5core6core7cpu@0cpuarm,cortex-a55•psci w5”Ž cpuintermediate¬0TJ~] m€z@Œ€™€¦@¸€Å!Öå"ÀÌcpu@100cpuarm,cortex-a55•psci w5”Ž cpuintermediate¬0TJ~] m€z@Œ€™€¦@¸€Å!Öå"ÀÌcpu@200cpuarm,cortex-a55•psci w5”Ž cpuintermediate¬0TJ~] m€z@Œ€™€¦@¸€Å!Öå"ÀÌcpu@300cpuarm,cortex-a55•psci w5”Ž cpuintermediate¬0TJ~] m€z@Œ€™€¦@¸€Å!Öå"ÀÌcpu@400cpuarm,cortex-a55•psci w5”Ž cpuintermediate¬0TJ~] m€z@Œ€™€¦@¸€Å!Öå"ÀÌcpu@500cpuarm,cortex-a55•psci w5”Ž cpuintermediate¬0TJ~] m€z@Œ€™€¦@¸€Å!Öå"ÀÌcpu@600cpuarm,cortex-a76•psci z0„€Ž cpuintermediate¬#0OJ]$%mz@Œ™¦@¸Å&Öå"À'Ìcpu@700cpuarm,cortex-a76•psci z0„€Ž cpuintermediate¬#0OJ]$%mz@Œ™¦@¸Å&Öå"À'Ìidle-statesòpscicpu-retention-larm,idle-stateÿ'28dH@Ìcpu-retention-barm,idle-stateÿ'28dHxÌ$cpu-off-larm,idle-stateÿ'd8úH4Ì cpu-off-barm,idle-stateÿ'd8úHlÌ%l2-cache0cacheYo|@ŽÅ(eÌ!l2-cache1cacheYo|@ŽÅ(eÌ&l3-cachecacheYo|@ŽeÌ(fixed-factor-clock-13mfixed-factor-clocksŽ)€Š•clk13mÌ>oscillator-26m fixed-clocks Œº€•clk26mÌ)oscillator-32k fixed-clocks €•clk32kopp-table-gpuoperating-points-v2Ìyopp-299000000ßÒ`Àæ X”¨ÿopp-332000000ßÉëæ ‰h¨ÿopp-366000000ßз€æ º<¨ÿopp-400000000ßׄæ Ò¦¨ÿopp-434000000ßÞP€æ z¨ÿopp-484000000ßÙAæ 4N¨ÿopp-535000000ßãsÀæ }Œ¨ÿopp-586000000ß"í¦€æ ®`¨ÿopp-637000000ß%÷Ù@æ ß4¨ÿopp-690000000ß) �€æ @ܨÿopp-743000000ß,IGÀæ Š¨ÿopp-796000000ß/qÿæ ë¨ÿopp-850000000ß2©ø€æ 5¨ÿopp-900000000-3ß5¤éæ øP¨Ïopp-900000000-4ß5¤éæ Ç|¨opp-900000000-5ß5¤éæ –¨¨ opp-950000000-3ß8ŸÙ€æ » ¨Ïopp-950000000-4ß8ŸÙ€æ Yø¨opp-950000000-5ß8ŸÙ€æ øP¨ opp-1000000000-3ß;šÊæ~ð¨Ïopp-1000000000-4ß;šÊæ ìt¨opp-1000000000-5ß;šÊæ Yø¨ pmu-a55arm,cortex-a55-pmu ¹*pmu-a76arm,cortex-a76-pmu ¹+psci arm,psci-1.0smctimerarm,armv8-timer @¹   soc+ simple-busÄÈinterrupt-controller@c000000 arm,gic-v3Ïà ÷ •   ¹  Ìppi-partitionsinterrupt-partition-0,Ì*interrupt-partition-1,Ì+syscon@c53a000mediatek,mt8186-mcusyssyscon• S sÌsyscon@10000000 mediatek,mt8186-topckgensyscon•sÌ-syscon@10001000#mediatek,mt8186-infracfg_aosyscon•s5Ì/syscon@10003000mediatek,mt8186-pericfgsyscon•0Ìkpinctrl@10005000mediatek,mt8186-pinctrl€•P "$&*,°BBiocfg0iocfg_ltiocfg_lmiocfg_lbiocfg_bliocfg_rbiocfg_rteintL\h,¹÷¹ºÏ ßtTPTPTPI2S0_HP_DII2S3_DP_SPKR_DOSAR_INT_ODLBT_WAKE_AP_ODLWIFI_INT_ODLDPBRDG_INT_ODLEDPBRDG_INT_ODLEC_AP_HPD_ODTCHPAD_INT_ODLTCHSCR_INT_1V8_ODLEC_AP_INT_ODLEC_IN_RW_ODLGSC_AP_INT_ODLAP_FLASH_WP_LHP_INT_ODLPEN_EJECT_ODWCAM_PWDN_LWCAM_RST_LUCAM_SEN_ENUCAM_RST_LLTE_RESET_LLTE_SAR_DETECT_LI2S2_DP_SPK_MCKI2S2_DP_SPKR_BCKI2S2_DP_SPKR_LRCKI2S2_DP_SPKR_DI (TP)EN_PP1000_EDPBRDGEN_PP1800_EDPBRDGEN_PP3300_EDPBRDGUART_GSC_TX_AP_RXUART_AP_TX_GSC_RXUART_DBGCON_TX_ADSP_RXUART_ADSP_TX_DBGCON_RXEN_PP1000_DPBRDGTCHSCR_REPORT_DISABLEEN_PP3300_DPBRDGEN_PP1800_DPBRDGSPI_AP_CLK_ECSPI_AP_CS_EC_LSPI_AP_DO_EC_DISPI_AP_DI_EC_DOSPI_AP_CLK_GSCSPI_AP_CS_GSC_LSPI_AP_DO_GSC_DISPI_AP_DI_GSC_DOUART_DBGCON_TX_SCP_RXUART_SCP_TX_DBGCON_RXEN_PP1200_CAM_XEN_PP2800A_VCM_XEN_PP2800A_UCAM_XEN_PP2800A_WCAM_XWLAN_MODULE_RST_LEN_PP1200_UCAM_XI2S1_HP_DOI2S1_HP_BCKI2S1_HP_LRCKI2S1_HP_MCKTCHSCR_RST_1V8_LSPI_AP_CLK_ROMSPI_AP_CS_ROM_LSPI_AP_DO_ROM_DISPI_AP_DI_ROM_DONCNCEMMC_STRBEMMC_CLKEMMC_CMDEMMC_RST_LEMMC_DATA0EMMC_DATA1EMMC_DATA2EMMC_DATA3EMMC_DATA4EMMC_DATA5EMMC_DATA6EMMC_DATA7AP_KPCOL0NCNCNCTPSDIO_CLKSDIO_CMDSDIO_DATA0SDIO_DATA1SDIO_DATA2SDIO_DATA3NCNCNCNCNCNCEDPBRDG_PWRENBL_PWM_1V8EDPBRDG_RST_LMIPI_DPI_CLKMIPI_DPI_VSYNCMIPI_DPI_HSYNCMIPI_DPI_DEMIPI_DPI_D0MIPI_DPI_D1MIPI_DPI_D2MIPI_DPI_D3MIPI_DPI_D4MIPI_DPI_D5MIPI_DPI_D6MIPI_DPI_DA7MIPI_DPI_D8MIPI_DPI_D9MIPI_DPI_D10MIPI_DPI_D11PCM_BT_CLKPCM_BT_SYNCPCM_BT_DIPCM_BT_DOJTAG_TMS_TPJTAG_TCK_TPJTAG_TDI_TPJTAG_TDO_TPJTAG_TRSTN_TPCLK_24M_WCAMCLK_24M_UCAMUCAM_DET_ODLAP_I2C_EDPBRDG_SCL_1V8AP_I2C_EDPBRDG_SDA_1V8AP_I2C_TCHSCR_SCL_1V8AP_I2C_TCHSCR_SDA_1V8AP_I2C_TCHPAD_SCL_1V8AP_I2C_TCHPAD_SDA_1V8AP_I2C_DPBRDG_SCL_1V8AP_I2C_DPBRDG_SDA_1V8AP_I2C_WLAN_SCL_1V8AP_I2C_WLAN_SDA_1V8AP_I2C_AUD_SCL_1V8AP_I2C_AUD_SDA_1V8AP_I2C_TPM_SCL_1V8AP_I2C_UCAM_SDA_1V8AP_I2C_UCAM_SCL_1V8AP_I2C_UCAM_SDA_1V8AP_I2C_WCAM_SCL_1V8AP_I2C_WCAM_SDA_1V8SCP_I2C_SENSOR_SCL_1V8SCP_I2C_SENSOR_SDA_1V8AP_EC_WARM_RST_REQAP_XHCI_INIT_DONEUSB3_HUB_RST_LEN_SPKRBEEP_ONAP_EDP_BKLTENEN_PP3300_DISP_XEN_PP3300_SDBRDG_XBT_KILL_1V8_LWIFI_KILL_1V8_LPWRAP_SPI0_CSNPWRAP_SPI0_CKPWRAP_SPI0_MOPWRAP_SPI0_MISRCLKENA0SRCLKENA1SCP_VREQ_VAOAP_RTC_CLK32KAP_PMIC_WDTRST_LAUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_CLK_MISOAUD_SYNC_MISOAUD_DAT_MISO0AUD_DAT_MISO1NCNCDPBRDG_PWRENDPBRDG_RST_LLTE_W_DISABLE_LLTE_SAR_DETECT_LEN_PP3300_LTE_XLTE_PWR_OFF_LLTE_RESET_LTPTPÌ,aud-clk-mosi-off-pinsÌ£pins-clk-sync„¦§‹˜aud-clk-mosi-on-pins̤pins-clk-sync„¦§aud-clk-miso-off-pinsÌ¥pins-clk-sync„ª«‹˜aud-clk-miso-on-pinșpins-clk-sync„ª«aud-dat-mosi-off-pinsÌ©pins-dat„¨©‹˜aud-dat-mosi-on-pins̪pins-dat„¨©aud-dat-miso-off-pinşpins-dat„¬­‹˜aud-dat-miso-on-pins̨pins-dat„¬­§¼aud-gpio-i2s0-off-pinsÌ«pins-sdata„aud-gpio-i2s0-on-pins̬pins-sdata„aud-gpio-i2s-off-pinsÌ­pins-clk-sdata„89:;Éaud-gpio-i2s1-on-pinsÌ®pins-clk-sdata„89:;aud-gpio-i2s2-off-pins̯pins-cmd-dat„Éaud-gpio-i2s2-on-pins̰pins-clk„Ôaud-gpio-i2s3-off-pins̱pins-sdata„Éaud-gpio-i2s3-on-pins̲pins-sdata„Ôaud-gpio-pcm-off-pins̳pins-clk-sdata„stuvÉaud-gpio-pcm-on-pinsÌ´pins-clk-sdata„stuvaud-gpio-dmic-sec-pins̵pins„Ébt-reset-pinsÌspins-bt-reset„›ãdpi-sleep-pinsÌ~pins-cmd-dat@„ghijklmnopqredfcÔ Édpi-default-pinsÌ}pins-cmd-dat@„ghijklmnopqredfcÔ cros-ec-int-pinsÌepins-ec-ap-int-odl„ ‹edp-panel-fixed-pinsÌ¡pins-vreg-en„™ãen-pp1800-dpbrdg-pinsÌ pins-vreg-en„'Égsc-int-pinsÌgpins-gsc-ap-int-odl„‹i2c0-pinsÌHpins-bus„€¼Ô‹i2c1-pinsÌRpins-bus„‚�¼Ô‹i2c2-pinsÌUpins-bus„„ƒ¼Ô‹i2c3-pinsÌWpins-bus„†…¼Ô‹i2c5-pinsÌ]pins-bus„Љ¼Ô‹it6505-pinsÌXpins-hpd„ ‹ïpins-int„‹ïpins-reset„±Éïmmc0-default-pinsÌlpins-clk„D˜fpins-cmd-dat$„GHIJKLMNE‹ïepins-rst„Fïemmc0-uhs-pinsÌmpins-clk„DÔ˜fpins-cmd-dat$„GHIJKLMNE‹Ôïepins-ds„CÔ˜fpins-rst„Fïemmc1-default-pinsÌopins-clk„TÔ˜fpins-cmd-dat„VWXYU‹Ôïemmc1-uhs-pinsÌppins-clk„TÔ˜fpins-cmd-dat„VWXYU‹Ôïemmc1-eint-pinsÌqpins-dat1„W‹ïenor-default-pinsÌFpins-clk-dat „?=@Ô˜pins-cs-dat „>ABÔïpen-eject-pinsÌŸpins„‹¼disp-pwm-pinsÌcpins„aãspeaker-codec-default-pinsÌ_pins-sdb„–Éscp-default-pinsÌ?pins-scp-uart„01spi1-pinsÌdpins-bus„()*+¼‹spi2-pinsÌfpins-bus„,-./¼‹spmi-pinsÌ=pins-bus„·¸touchscreen-pinsÌSpins-irq„ ‹ïpins-reset„<ãpins-report-sw„%Étrackpad-default-pinsÌVpins-int-n„ ‹¼wifi-enable-pinsÌ»pins-wifi-enable„6wifi-wakeup-pins̼pins-wifi-wakeup„‹anx7625-pinsÌIpins-int„ ‹¼pins-reset„bÉpins-power-en„`Épp1000-edpbrdg-en-pins̽pins-vreg-en„Épp1800-edpbrdg-en-pins̾pins-vreg-en„Épp3300-edpbrdg-en-pinsÌ¿pins-vreg-en„Ésyscon@10006000)mediatek,mt8186-scpsyssysconsimple-mfd•`power-controller!mediatek,mt8186-power-controller+üÌCpower-domain@0•Ž- mfg00+ü.power-domain@1•/+ü0power-domain@2•üpower-domain@3•üpower-domain@17•Ž--$ subsys-csirx-top0subsys-csirx-top1üpower-domain@4•Ž-/= sys_ckref_cküpower-domain@5•Ž/B/? sys_ckref_cküpower-domain@18•Ž-/-> audioadspsubsys-adsp-bus+üpower-domain@19•+üpower-domain@20•/üpower-domain@16•/üpower-domain@6•0Ž-*-+1 111M dispmdpsubsys-smi-infrasubsys-smi-commonsubsys-smi-galssubsys-smi-iommu/+üpower-domain@14•Ž-)2  vdec0larb/üpower-domain@10• 8Ž---- 3-#-%6 cam0cam1cam2cam3galssubsys-cam-tmsubsys-cam-top/+üpower-domain@12• üpower-domain@11• üpower-domain@7•Ž4-& galssubsys-img-top/+üpower-domain@8•üpower-domain@9• (Ž-'5555P subsys-ipe-topsubsys-ipe-larb0subsys-ipe-larb1subsys-ipe-smisubsys-ipe-gals/üpower-domain@13• Ž-$6 venc0subsys-larb/üpower-domain@15•Ž-:77% wpe0subsys-larb-cksubsys-larb-pclk/üwatchdog@10007000mediatek,mt8186-wdt0•p5HÌhsyscon@1000c000"mediatek,mt8186-apmixedsyssyscon•ÀsÌpwrap@1000d000mediatek,mt8186-pwrapsyscon•ÐBpwrap¹ÂŽ//  spiwrappmic mediatek,mt6366mediatek,mt6358÷ a,ÉÏaudio-codec,mediatek,mt6366-soundmediatek,mt6358-soundu8�regulators4mediatek,mt6366-regulatormediatek,mt6358-regulator”9¥9¶9Ç9Ù9ì9ý99 949H9X9h:x;ˆ<˜<vcore¨pp0750_dvdd_core·dpÏ 5çjüÈ0vdram1¨pp1125_emi_vdd2·*ˆÏ*ˆç0Ôü0Ì;vgpu¨ppvar_dvdd_vgpu·¡ Ï~ðçjüÈD.[† Ì0vproc11¨ppvar_dvdd_proc_bc_mt6366· 'ÀÏO€çjüÈ0 ™disabledvproc12¨ppvar_dvdd_proc_lc· 'ÀÏO€çjüÈ0Ìvs1 ¨pp2000_vs1·„€Ï„€ç0Ôü0Ì:vs2 ¨pp1350_vs2·™pÏ™pç0Ôü0Ì<va12 ¨pp1200_va12·O€ÏO€ü0vaud28¨pp2800_vaud28·*¹€Ï*¹€üÌ8vaux18¨pp1840_vaux18·w@Ï€üvbif28¨pp2800_vbif28·*¹€Ï*¹€üvcn18¨pp1800_vcn18_x·w@Ïw@üvcn28¨pp2800_vcn28_x·*¹€Ï*¹€üvefuse¨pp1800_vefuse·w@Ïw@üvfe28¨pp2800_vfe28_x·*¹€Ï*¹€üvemc ¨pp3000_vemc·-ÆÀÏ-ÆÀü<Ìnvibr¨pp2800_vibr_x·*¹€Ï*¹€ü<vio18¨pp1800_vio18_s3·w@Ïw@ü Œ0Ì^vio28¨pp2800_vio28_x·*¹€Ï*¹€üvm18¨pp1800_emi_vdd1·w@Ï€üE0vmc ¨pp3000_vmc·-ÆÀÏ-ÆÀü<vmddr¨pm0750_emi_vmddr· ®`Ï q°üE0vmch ¨pp3000_vmch·-ÆÀÏ-ÆÀü<vcn33¨pp3300_vcn33_x·2Z Ï2Z üvdram2¨pp0600_emi_vddq· 'ÀÏ 'Àü ä0vrf12¨pp1200_vrf12_x·O€ÏO€üxvrf18¨pp1800_vrf18_x·w@Ïw@üxvsim1¨pp1860_vsim1_x·w@Ïa üvsim2¨pp2760_vsim2_x·)2àÏ*@üÌYvsram-gpu¨pp0900_dvdd_sram_gpu· øPÏ�çjüðD0[† Ì.vsram-others¨pp0900_dvdd_sram_core· » Ï » çjüð0vsram-proc11¨pp0900_dvdd_sram_bc· øPÏçjüð0vsram-proc12¨pp0900_dvdd_sram_lc· øPÏçjüð0vusb ¨pp3070_vusb·-ÆÀÏ.Ø0ü0vxo22 ¨pp2240_vxo22·!‘ÀÏ".üx0rtc(mediatek,mt6366-rtcmediatek,mt6358-rtcspmi@10015000*mediatek,mt8186-spmimediatek,mt8195-spmi •P° BpmifspmimstŽ//-2( pmif_sys_ckpmif_tmr_ckspmimst_clk_muxx-2ˆ-t ¹íñ™okayŸdefault­=+pmic@64mediatek,mt6319-regulatormediatek,mt6315-regulator•regulatorsvbuck1¨ppvar_dvdd_proc_bc_mt6319· 'ÀÏ7ü 0Ì'timer@10017000,mediatek,mt8186-timermediatek,mt6765-timer•p¹ÏŽ>mailbox@1022c000mediatek,mt8186-gce•"À@Ž/ gce¹ª·Ìzscp@10500000mediatek,mt8186-scp •P\�€ Bsramcfg¹ÍŸdefault­?Ãmediatek/mt8186/scp.imgÑ@™okayÌ‘cros-ec-rpmsggoogle,cros-ec-rpmsgßcros-ec-rpmsgadsp@10680000mediatek,mt8186-dsp@•h €h°hðBcfgsramsecbusŽ-/-> audiodspadsp_busx-/-> ˆ)-EórxtxþABC™okayÑDE̶mailbox@10686100mediatek,mt8186-adsp-mbox·•ha¹iÌAmailbox@10687100mediatek,mt8186-adsp-mbox·•hq¹jÌBspi@11000000mediatek,mt8186-nor• Ž-3/O/c/d spisfaxiaxi_sx-3ˆ-P¹%™okayŸdefault­F+flash@0jedec,spi-nor•SÀadc@11001000.mediatek,mt8186-auxadcmediatek,mt8173-auxadc•%Ž/" mainserial@11002000*mediatek,mt8186-uartmediatek,mt6577-uart• ¹p Ž)/  baudbus™okayserial@11003000*mediatek,mt8186-uartmediatek,mt6577-uart•0¹q Ž)/  baudbus ™disabledi2c@11007000mediatek,mt8186-i2c •p ¹iŽG/'  maindma€+™okayŸdefault­H €anx7625@58analogix,anx7625•XŸdefault­I 7,` D,bPJ]KjLwp0Œp0ports+port@0•endpoint¡M±Ì�port@1•endpoint¡NÌQaux-buspanel edp-panel¼OÉPportendpoint¡QÌNi2c@11008000mediatek,mt8186-i2c •€ ¹jŽG/'  maindma€+™okayŸdefault­R €Ó@touchscreen@5dgoodix,gt7375p•] a, Ÿdefault­S D,<vTí ™disabledtouchscreen@10elan,ekth6915• a, Ÿdefault­S D,< T™fail-needs-probetouchscreen@16elan,ekth8d18elan,ekth6a12nay• a, Ÿdefault­S D,< T™fail-needs-probei2c@11009000mediatek,mt8186-i2c •� €¹kŽG/'  maindma€+™okayŸdefault­U €ÓUðtrackpad@15elan,ekth3000• a, Ÿdefault­VT$™fail-needs-probetrackpad@2c hid-over-i2c•,2  a, Ÿdefault­VvT$ ™disabledtrackpad@68 hid-over-i2c•h2  a, Ÿdefault­VvT$™fail-needs-probei2c@1100f000mediatek,mt8186-i2c •ð €¹lŽG/'  maindma€+™okayŸdefault­W † dp-bridge@5c ite,it6505•\ a,Ÿdefault­XARY^Z D,±k[̹ports+port@0•endpointrðÑ€¡\Ìport@1•i2c@11011000mediatek,mt8186-i2c • €€¹mŽG/'  maindma€+ ™disabledi2c@11016000mediatek,mt8186-i2c •` ¹bŽG/'  maindma€+™okayŸdefault­] €codec@1arealtek,rt5650• a,Aƒ^�^Ÿdefault­_ œ,–­Ä̸i2c@1100d000mediatek,mt8186-i2c •Ð ¹cŽG/'  maindma€+ ™disabledi2c@11004000mediatek,mt8186-i2c •@ €¹nŽG/'  maindma€+ ™disabledi2c@11005000mediatek,mt8186-i2c •P €€¹oŽG/'  maindma€+ ™disabledspi@1100a000(mediatek,mt8186-spimediatek,mt6765-spi+• ¹ŠŽ-K- / parent-clksel-clkspi-clk ™disabledthermal-sensor@1100b000mediatek,mt8186-lvts•°¹cŽ/ Ô/Û`a$çlvts-calib-data-1lvts-calib-data-2øÌ•svs@1100bc00mediatek,mt8186-svs•¼¹ŽŽ/  mainÛb`(çsvs-calibration-datat-calibration-dataÔ/ svs_rstpwm@1100e0002mediatek,mt8186-disp-pwmmediatek,mt8183-disp-pwm•à¹� Ž-/4 mainmm™okayŸdefault­cÌ�spi@11010000(mediatek,mt8186-spimediatek,mt6765-spi+•¹‹Ž-K- /8 parent-clksel-clkspi-clk™okayŸdefault­d %ec@0google,cros-ec-spi• a, Ÿdefault­eB@i2c-tunnelgoogle,cros-ec-i2c-tunnel 9+sbs-battery@bsbs,sbs-battery•  K _typecgoogle,cros-ec-typec+connector@0usb-c-connector• tleft zdual …host �sourceconnector@1usb-c-connector• tright zdual …host �sourceextcon0google,extcon-usbc-cros-ec žÌ[keyboard-controllergoogle,cros-ec-keyb ± Á  ÔD îž­txcàá q rs}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i( û  spi@11012000(mediatek,mt8186-spimediatek,mt6765-spi+• ¹‘Ž-K- /; parent-clksel-clkspi-clk™okayŸdefault­f ,- %tpm@0 google,cr50• a,Ÿdefault­gB@spi@11013000(mediatek,mt8186-spimediatek,mt6765-spi+•0¹’Ž-K- /< parent-clksel-clkspi-clk ™disabledspi@11014000(mediatek,mt8186-spimediatek,mt6765-spi+•@¹tŽ-K- /J parent-clksel-clkspi-clk ™disabledspi@11015000(mediatek,mt8186-spimediatek,mt6765-spi+•P¹uŽ-K- /K parent-clksel-clkspi-clk ™disabledclock-controller@11017000mediatek,mt8186-imp_iic_wrap•psÌGserial@11018000*mediatek,mt8186-uartmediatek,mt6577-uart•€¹ö Ž)/  baudbus ™disabledi2c@11019000mediatek,mt8186-i2c •� €¹dŽG /'  maindma€+ ™disabledaudio-controller@11210000mediatek,mt8186-sound•! ÄŽ/,/6---F- - --e--h-?-@-A-B-C-ƒ-„-…-†-‡-,)} aud_infra_clkmtkaif_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d2_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d8top_mux_aud_eng2top_apll2_d8top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s4_m_seltop_tdm_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div4top_apll12_div_tdmtop_mux_audio_htop_clk26m_clk¹© / --Ôh audiosys™okayÑiÌ·usb@11201000#mediatek,mt8186-mtu3mediatek,mtu3 • -ÿ > Bmacippc(Ž-/=/3//>$ sys_ckref_ckmcu_ckdma_ckxhci_ck¹/ ?jC+È$ Dk ™okayusb@11200000'mediatek,mt8186-xhcimediatek,mtk-xhci• Bmac(Ž-/=/3//>$ sys_ckref_ckmcu_ckdma_ckxhci_ck¹&™okay [Tmmc@11230000(mediatek,mt8186-mmcmediatek,mt8183-mmc •#Í Ž- //U/ sourcehclksource_cgcrypto¹dx- ˆ™okayŸdefaultstate_uhs­l gm q ë { ‰ › ª ¹ Æ Ì Ô å ô n ^mmc@11240000(mediatek,mt8186-mmcmediatek,mt8183-mmc •$ÉŽ-//V sourcehclksource_cgx-ˆ-o™okayŸdefaultstate_uhsstate_eint­o gp $q .msdcsdio_wakeup ae,W+ q ë > O ] j$ € � Æ T ^ ”rbluetooth@2mediatek,mt7921s-bluetooth•Ÿdefault­s D,›usb@11281000#mediatek,mt8186-mtu3mediatek,mtu3 •(-ÿ(> Bmacippc$Ž/B/?/7)/@$ sys_ckref_ckmcu_ckdma_ckxhci_ck¹K ?tuC+È$ Dk$™okayusb@11280000'mediatek,mt8186-xhcimediatek,mtk-xhci•(Bmac$Ž/B/?/7)/@$ sys_ckref_ckmcu_ckdma_ckxhci_ck¹D™okay [vt-phy@11c80000.mediatek,mt8186-tphymediatek,generic-tphy-v2+ÈÈ™okayusb-phy@0•Ž) ref ŸÌtusb-phy@700• Ž) ref ŸÌut-phy@11ca0000.mediatek,mt8186-tphymediatek,generic-tphy-v2+ÈÊ™okayusb-phy@0•Ž) ref Ÿ ªÌjefuse@11cb0000%mediatek,mt8186-efusemediatek,efuse•Ë+lvts1-calib@1cc•ÌÌ`lvts2-calib@2f8•øÌacalib@550•PPÌbgpu-speedbin@59c•œ ºÌxsocinfo-data1@7a0• dsi-phy@11cc0000mediatek,mt8183-mipi-tx•ÌŽ)s Ÿ •mipi_tx0_pll™okayÌ€clock-controller@13000000mediatek,mt8186-mfgsys•sÌwgpu@13040000&mediatek,mt8186-maliarm,mali-bifrost•@Žw0¹ .jobmmugpuCC ¿core0core1ÖÛx çspeed-bin¬y0O™okay Ò0Ìšsyscon@14000000mediatek,mt8186-mmsyssyscon•s5þzz ÞzÌ1mutex@14001000mediatek,mt8186-disp-mutex•Ž1¹' Þz ö²³Csmi@14002000mediatek,mt8186-smi-common•  Ž1111 apbsmigals0gals1CÌ{smi@14003000mediatek,mt8186-smi-larb•0Ž11 apbsmi  {CÌ‚smi@14004000mediatek,mt8186-smi-larb•@Ž11 apbsmi  {C̃ovl@140050002mediatek,mt8186-disp-ovlmediatek,mt8192-disp-ovl•PŽ1¹) (| ÞzPCovl@140060008mediatek,mt8186-disp-ovl-2lmediatek,mt8192-disp-ovl-2l•`Ž1¹* (|! Þz`Crdma@140070004mediatek,mt8186-disp-rdmamediatek,mt8183-disp-rdma•pŽ1¹+ (|" ÞzpCcolor@140090006mediatek,mt8186-disp-colormediatek,mt8173-disp-color•�Ž1 ¹- Þz€Cdpi@1400a000mediatek,mt8186-dpi• Ž-;1  pixelenginepllx-;ˆ-j¹5C ™disabledŸdefaultsleep­} g~portendpoint¡Ì\ccorr@1400b0006mediatek,mt8186-disp-ccorrmediatek,mt8192-disp-ccorr•°Ž1¹. Þz°Caal@1400c0002mediatek,mt8186-disp-aalmediatek,mt8183-disp-aal•ÀŽ1¹0 ÞzÀCgamma@1400d0006mediatek,mt8186-disp-gammamediatek,mt8183-disp-gamma•ÐŽ1 ¹1 ÞzÐCpostmask@1400e000<mediatek,mt8186-disp-postmaskmediatek,mt8192-disp-postmask•àŽ1 ¹2 ÞzàCdither@1400f0008mediatek,mt8186-disp-dithermediatek,mt8183-disp-dither•ðŽ1¹3 ÞzðCdsi@14013000mediatek,mt8186-dsi•0Ž11€ enginedigitalhs¹7CÔ1 ?€ /dphy™okayportendpoint¡�ÌMiommu@14016000mediatek,mt8186-iommu-mm•`Ž1 bclk¹98 9‚ƒ„…†‡ˆ‰Š‹Œ�Ž�C HÌ|rdma@1401f0004mediatek,mt8186-disp-rdmamediatek,mt8183-disp-rdma•ðŽ1¹4 (|  ÞzðCclock-controller@14020000mediatek,mt8186-wpesys•sÌ7smi@14023000mediatek,mt8186-smi-larb•0Ž77 apbsmi  {Ċclock-controller@15020000mediatek,mt8186-imgsys1•sÌ4smi@1502e000mediatek,mt8186-smi-larb•àŽ44 apbsmi  {C̈clock-controller@15820000mediatek,mt8186-imgsys2•‚sÌ�smi@1582e000mediatek,mt8186-smi-larb•‚àŽ4� apbsmi  {C̉video-decoder@16000000mediatek,mt8186-vcodec-dec•È+Ä@ÿð (|€ U‘video-codec@16025000mediatek,mtk-vcodec-core•P¹W` (|€|�|‚|ƒ|„|…|†|‡|ˆ|‰|Š|‹ Ž-)22-U% vdec-selvdec-soc-vdecvdecvdec-topx-)ˆ-UCsmi@1602e000mediatek,mt8186-smi-larb•àŽ22 apbsmi  {CÌ…clock-controller@1602f000mediatek,mt8186-vdecsys•ðsÌ2clock-controller@17000000mediatek,mt8186-vencsys•sÌ6smi@17010000mediatek,mt8186-smi-larb•Ž66 apbsmi  {C ̆video-encoder@170200006mediatek,mt8186-vcodec-encmediatek,mt8183-vcodec-enc• ¹óH (|à|á|â|ã|ä|å|æ|ç|èŽ6  venc_selx-$ˆ-UC  U‘jpeg-encoder@17030000+mediatek,mt8186-jpgencmediatek,mtk-jpgenc•¹õŽ6 jpgenc (|é|ê|ë|ìC clock-controller@1a000000mediatek,mt8186-camsys•sÌ3smi@1a001000mediatek,mt8186-smi-larb•Ž33 apbsmi  {C ÌŠsmi@1a002000mediatek,mt8186-smi-larb• Ž33 apbsmi  {C Ì‹smi@1a00f000mediatek,mt8186-smi-larb•ðŽ3’ apbsmi  {C ÌŒsmi@1a010000mediatek,mt8186-smi-larb•Ž3“ apbsmi  {C Ì�clock-controller@1a04f000mediatek,mt8186-camsys_rawa•ðsÌ’clock-controller@1a06f000mediatek,mt8186-camsys_rawb•ðsÌ“clock-controller@1b000000mediatek,mt8186-mdpsys•sÌ”smi@1b002000mediatek,mt8186-smi-larb• Ž”” apbsmi  {CÌ„clock-controller@1c000000mediatek,mt8186-ipesys•sÌ5smi@1c00f000mediatek,mt8186-smi-larb•ðŽ55 apbsmi  {C Ì�smi@1c10f000mediatek,mt8186-smi-larb•ðŽ55 apbsmi  {C ÌŽthermal-zonescpu-little0-thermal bè p– †•tripstrip-alert0 –L ¢Ð?passiveÌ–trip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalcooling-mapsmap0 ­–H ²ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu-little1-thermal bè p– †•tripstrip-alert0 –L ¢Ð?passiveÌ—trip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalcooling-mapsmap0 ­—H ²ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu-little2-thermal bè p– †•tripstrip-alert0 –L ¢Ð?passive̘trip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalcooling-mapsmap0 ­˜H ²ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcam-thermal bè pú †•tripstrip-alert0 –L ¢Ð?passivetrip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalnna-thermal bè pú †•tripstrip-alert0 –L ¢Ð?passivetrip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticaladsp-thermal bè pú †•tripstrip-alert0 –L ¢Ð?passivetrip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalgpu-thermal bè pú †•tripstrip-alert0 –L ¢Ð?passiveÌ™trip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalcooling-mapsmap0 ­™ ²šÿÿÿÿÿÿÿÿcpu-big0-thermal bè pd †•tripstrip-alert0 –L ¢Ð?passiveÌ›trip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalcooling-mapsmap0 ­› ²ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu-big1-thermal bè pd †•tripstrip-alert0 –L ¢Ð?passiveÌœtrip-alert1 –s ¢Ð?hottrip-crit –†  ¢ ?criticalcooling-mapsmap0 ­œ ²ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿchosen Áserial0:115200n8memory@40000000memory•@backlight-lcd0pwm-backlight Í�¡ ¼ž 7,˜ Òÿ äÿ û@ÌPbt-sco linux,bt-scoAdmic-codec dmic-codecA  !2gpio-keys gpio-keysŸdefault­Ÿ ™disabledpen-insert-switch tPen Insert >, 1$ E Pregulator-pp1800-dpbrdg-dxregulator-fixedŸdefault­  >,'¨pp1800_dpbrdg_dx a t^ÌZregulator-pp3300-disp-xregulator-fixedŸdefault­¡ >,™¨pp3300_disp_x a  t¢ÌOregulator-pp3300-ldo-z5regulator-fixed¨pp3300_ldo_z50 ·2Z Ï2Z  tžregulator-pp3300-s3regulator-fixed ¨pp3300_s30  t¢ÌTregulator-pp3300-z2regulator-fixed ¨pp3300_z20 ·2Z Ï2Z  tžÌ¢regulator-pp4200-z2regulator-fixed ¨pp4200_z20 ·@@Ï@@ tžÌ9regulator-pp5000-z2regulator-fixed ¨pp5000_z20 ·LK@ÏLK@ tž̺regulator-ppvar-sysregulator-fixed ¨ppvar_sys0 Ìžreserved-memory+Èaudio-dma-poolshared-dma-poolu ‘ ›Ìimemory@61000000shared-dma-pool•a ›ÌDmemory@60000000shared-dma-pool•` ›ÌEmemory@50000000shared-dma-pool•P  ›Ì@sound$mediatek,mt8186-mt6366-rt5650-soundCŸaud_clk_mosi_offaud_clk_mosi_onaud_clk_miso_offaud_clk_miso_onaud_dat_miso_offaud_dat_miso_onaud_dat_mosi_offaud_dat_mosi_onaud_gpio_i2s0_offaud_gpio_i2s0_onaud_gpio_i2s1_offaud_gpio_i2s1_onaud_gpio_i2s2_offaud_gpio_i2s2_onaud_gpio_i2s3_offaud_gpio_i2s3_onaud_gpio_pcm_offaud_gpio_pcm_onaud_gpio_dmic_sec­£ g¤ $¥ ¢¦ ¬§ ¶¨ À© ʪ Ô« Þ¬ è­ ó® þ¯ °±²*³5´@µK¶Y·'kHeadphoneHPOLHeadphoneHPORHDMI1TXDmt8186_rt5650hs-playback-dai-linkyI2S0ƒi2sŽcpucodec¤¸hs-capture-dai-linkyI2S1ƒi2sŽcpucodec¤¸spk-share-dai-linkyI2S2Žcpuspk-hdmi-playback-dai-linkyI2S3ƒi2sŽcpucodec¤¹speaker-codecmaxim,max98360aŸdefault­_A ®,– ™disabledregulator-usb-p1-vbusregulator-fixed »,”¨vbus1·LK@ÏLK@ a tºÌvwifi-pwrseqmmc-pwrseq-simpleŸdefault­»À2 D,6Ìrwifi-wakeup gpio-keysŸdefault­¼wowlan-event tWake on WiFi >, E�$regulator-pp1000-edpbrdgregulator-fixed¨pp1000_edpbrdgŸdefault­½ a  », t¢ÌJregulator-pp1800-edpbrdg-dxregulator-fixed¨pp1800_edpbrdg_dxŸdefault­¾ a  », t^ÌKregulator-pp3300-edp-dxregulator-fixed¨pp3300_edp_dxŸdefault­¿ a  », t¢ÌL compatibleinterrupt-parent#address-cells#size-cellschassis-typemodelovl0ovl-2l0rdma0rdma1i2c0i2c1i2c2i2c3i2c5mmc0mmc1serial0clocksregstatusclock-namesoperating-points-v2proc-supplyphandleopp-sharedopp-hzopp-microvoltrequired-oppscpudevice_typeenable-methodclock-frequencydynamic-power-coefficientcapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellsmediatek,ccientry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-divclock-multclock-output-namesopp-supported-hwinterruptsdma-ranges#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxinput-enablebias-pull-downinput-schmitt-enablebias-disableoutput-lowdrive-strengthoutput-highbias-pull-up#power-domain-cellsdomain-supplymediatek,infracfgmediatek,disable-extrstmediatek,reset-by-toprguinterrupts-extendedAvdd-supplymediatek,dmic-modevsys-ldo1-supplyvsys-ldo2-supplyvsys-ldo3-supplyvsys-vcore-supplyvsys-vdram1-supplyvsys-vgpu-supplyvsys-vmodem-supplyvsys-vpa-supplyvsys-vproc11-supplyvsys-vproc12-supplyvsys-vs1-supplyvsys-vs2-supplyvs1-ldo1-supplyvs2-ldo1-supplyvs2-ldo2-supplyvs2-ldo3-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-allowed-modesregulator-always-onregulator-coupled-withregulator-coupled-max-spreadassigned-clocksassigned-clock-parentspinctrl-namespinctrl-0#mbox-cellsfirmware-namememory-regionmediatek,rpmsg-namembox-namesmboxespower-domainsspi-max-frequency#io-channel-cellsenable-gpiosreset-gpiosvdd10-supplyvdd18-supplyvdd33-supplyanalogix,lane0-swinganalogix,lane1-swingremote-endpointdata-lanespower-supplybacklighti2c-scl-internal-delay-nsgoodix,no-reset-during-suspendvcc33-supplyvcc-supplywakeup-sourcehid-descr-addr#sound-dai-cellsovdd-supplypwr18-supplyextconlink-frequenciesavdd-supplycpvdd-supplycbj-sleeve-gpiosrealtek,dmic1-data-pinrealtek,jd-moderesetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellsmediatek,pad-selectgoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolegoogle,usb-port-idkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosmediatek,apmixedsysmediatek,topckgenphysmediatek,syscon-wakeupvbus-supplypinctrl-1bus-widthnon-removablecap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqeno-sdno-sdiocap-mmc-hw-reseths400-ds-delaymediatek,hs400-ds-dly3vmmc-supplyvqmmc-supplypinctrl-2interrupt-namescap-sd-highspeedsd-uhs-sdr104sd-uhs-sdr50keep-power-in-suspendcap-sdio-irqno-mmcmmc-pwrseq#phy-cellsmediatek,discthbitspower-domain-namesmali-supplymediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusphy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-pathpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelnum-channelswakeup-delay-mswakeup-event-actionlinux,codelinux,input-typeenable-active-highvin-supplyregulator-boot-onalignmentno-mappinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9pinctrl-10pinctrl-11pinctrl-12pinctrl-13pinctrl-14pinctrl-15pinctrl-16pinctrl-17pinctrl-18mediatek,adspmediatek,platformaudio-routinglink-namedai-formatmediatek,clk-providersound-daisdmode-gpiosgpiopost-power-on-delay-ms