Ð þí681`(¼1(openwrt,onemediatek,mt7981b + 7OpenWrt Onecpus+cpu@0arm,cortex-a53=AcpuMpscicpu@1arm,cortex-a53=AcpuMpscioscillator-40m fixed-clock[bZkclkxtal~psci arm,psci-1.0Tsmcreserved-memory+‹wo-boot@15194000=@’™wo-ilm@151e0000=€’™wo-dlm@151e8000=€ ’™secmon@43000000=C’wmcpu-reserved@47c80000=GÈ’™!wo-emi@47d80000=GØ’™wo-data@47dc0000=GÜ$’™soc simple-bus‹+interrupt-controller@c000000 arm,gic-v3 =     ¡ ¬Á™clock-controller@10001000 mediatek,mt7981-infracfgsyscon=~™clock-controller@1001b000 mediatek,mt7981-topckgensyscon=°~™watchdog@1001c000mediatek,mt7986-wdt=À ¡nÒ™"clock-controller@1001e000mediatek,mt7981-apmixedsys=à~™ pwm@10048000mediatek,mt7981-pwm=€(ß ætopmainpwm1pwm2pwm3òýdefault okay™%syscon@10060000"mediatek,mt7981-sgmiisys_0syscon=~™syscon@10070000"mediatek,mt7981-sgmiisys_1syscon=~™serial@11002000*mediatek,mt7981-uartmediatek,mt6577-uart=  ¡{ ,uartwakeupß æbaudbusýdefault okayserial@11003000*mediatek,mt7981-uartmediatek,mt6577-uart=0 ¡| ,uartwakeupß  æbaudbus disabledserial@11004000*mediatek,mt7981-uartmediatek,mt6577-uart=@ ¡} ,uartwakeupß! æbaudbus disabledi2c@11007000mediatek,mt7981-i2c =p!p€€ ¡ˆ ß34æmaindmaarbpmic+ disabledspi@11009000)mediatek,mt7981-spi-ipmmediatek,spi-ipm=� ¡Ž ßN"# æparent-clksel-clkspi-clkhclk+okayýdefault flash@0jedec,spi-nor=<bZpartitionsfixed-partitions+partition@0=Nbl2-norpartition@40000= NfactoryTnvmem-layout fixed-layout+eeprom@0=™#macaddr@24=$ mac-base^™partition@100000=Nfip-norpartition@180000=È Nrecoveryspi@1100a000)mediatek,mt7981-spi-ipmmediatek,spi-ipm=  ¡Œ ßN') æparent-clksel-clkspi-clkhclk+ disabledspi@1100b000)mediatek,mt7981-spi-ipmmediatek,spi-ipm=° ¡� ßN(* æparent-clksel-clkspi-clkhclk+ disabledthermal@1100c8000mediatek,mt7981-thermalmediatek,mt7986-thermal=È ¡Šß0 æthermauxadcp|calibration-data�£³ adc@1100d000.mediatek,mt7981-auxadcmediatek,mt7986-auxadc=Ðß0æmainÇ disabled™usb@11200000'mediatek,mt7986-xhcimediatek,mtk-xhci = . > Ùmacippc(ß7856k$æsys_ckref_ckmcu_ckdma_ckxhci_ck ¡­ã okayè ö pcie@11280000*mediatek,mt7981-pciemediatek,mt8192-pcie=(@ Ùpcie-mac‹‚ ÿ ß9:;<!æpl_250mtl_26mperi_26mtop_133mApciã  !pcie-phy ¡¨+`>Á+okayýdefault interrupt-controller¬Á™pinctrl@11d00000mediatek,mt7981-pinctrl�=ÐÀÁÒàâðñ°IÙgpioiocfg_rtiocfg_rmiocfg_rbiocfg_lbiocfg_bliocfg_tmiocfg_tleint¬ ¡á L9XhÁ™uart0-pins™muxtuart}uart0pcie-pins™muxtpcie }pcie_peresetpwm-pins™muxtpwm}pwm0_0pwm1_1spi2-pins™muxtspi}spi2conf-pu„g‘ SPI2_CSSPI2_WPconf-pd¥g‘ SPI2_CLKSPI2_MOSISPI2_MISOwifi-dbdc-pins™$muxteth }wf0_mode1conf” WF_HB1WF_HB2WF_HB3WF_HB4WF_HB0WF_HB0_BWF_HB5WF_HB6WF_HB7WF_HB8WF_HB9WF_HB10WF_TOP_CLKWF_TOP_DATAWF_XO_REQWF_CBA_RESETBWF_DIG_RESETB‘topmisc@11d10000mediatek,mt7981-topmiscsyscon=Ñ~™t-phy@11e10000.mediatek,mt7981-tphymediatek,generic-tphy-v2‹á+okayusb-phy@0=ßlæref´™ usb-phy@700= ßdæref´ ¿™ efuse@11f20000%mediatek,mt7981-efusemediatek,efuse=ò+soc-uuid@140=@thermal-calib@274=t ™phy-calib@8dc=Ü™clock-controller@15000000mediatek,mt7981-ethsyssyscon=~Ò™wed@15010000mediatek,mt7981-wedsyscon= ¡ÍÔ%âwo-emiwo-ilmwo-dlmwo-datawo-bootö™ethernet@15100000mediatek,mt7981-eth=`a"xß@]^™æfegp2gp1wocpu0sgmii_cksgmii_tx250msgmii_rx250msgmii_cdr_refsgmii_cdr_fbsgmii2_tx250msgmii2_rx250msgmii2_cdr_refsgmii2_cdr_fbnetsys0netsys1`¡ÄÅÆÇ½¾¿À(,fe0fe1fe2fe3pdma0pdma1pdma2pdma3.3CUgokay+mdio-bus+ethernet-phy@0ethernet-phy-ieee802.3-c22=tgmii}p |phy-cal-data™ ethernet-phy@fethernet-phy-id03a2.a411= ¡& �'›'«N ½™leds+led@0=twanÎled@1=twanÎmac@0mediatek,eth-mac=p |mac-address t2500base-xÔmac@1mediatek,eth-mac=tgmiiÔ sram@15140000 mmio-sram=‹+™syscon@151a5000mediatek,mt7986-wo-ccifsyscon=P ¡Ó™wifi@18000000mediatek,mt7981-wmac0=0Ñ0¡ÕÖרß_\ æmcuap2connÔ!ß"æconsysokayp#|eepromýdbdc $timerarm,armv8-timer 0¡   aliasesò/soc/ethernet@15100000/mac@1ü/soc/ethernet@15100000/mac@0/soc/serial@11002000chosenserial0:115200n8memory@40000000=@@Amemorypwm-leds pwm-ledsled-0Îtstatus-ÿ <%'led-1Îtstatus-ÿ <%'gpio-leds gpio-ledsled-0Îtstatus • led-1Îtlan •"Anetdevled-2Îtlan •#Anetdevregulator-3p3vregulator-fixed Wfixed-3.3Vf2Z ~2Z –¨™ regulator-5vregulator-fixed Wfixed-5VfLK@~LK@–¨™  compatibleinterrupt-parent#address-cells#size-cellsmodelregdevice_typeenable-methodclock-frequencyclock-output-names#clock-cellsrangesno-mapphandleinterruptsinterrupt-controller#interrupt-cells#reset-cellsclocksclock-names#pwm-cellspinctrl-namespinctrl-0statusmediatek,pnswapinterrupt-namesspi-max-frequencylabelread-only#nvmem-cell-cellsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsys#io-channel-cellsreg-namesphysvusb33-supplyvbus-supplymediatek,u3p-dis-mskbus-rangephy-namesinterrupt-map-maskinterrupt-mapgpio-rangesgpio-controller#gpio-cellsfunctiongroupsbias-pull-updrive-strengthpinsbias-pull-down#phy-cellsmediatek,syscon-typememory-regionmemory-region-namesmediatek,wo-ccifassigned-clocksassigned-clock-parentssrammediatek,ethsysmediatek,sgmiisysmediatek,infracfgmediatek,wedphy-modephy-is-integratedreset-gpiosreset-assert-usreset-deassert-usairoha,pnswap-rxcolorphy-handleresetsreset-namesethernet0ethernet1serial0stdout-pathdefault-brightnessmax-brightnesspwmslinux,default-triggerregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-on