Ð þí N8 0( ø,Marvell 8080 boardZ2marvell,armada-8080-dbmarvell,armada-8080marvell,armada-ap810-octamarvell,armada-ap810aliases =/soc/bus@e8000000/serial@512000 E/soc/bus@e8000000/serial@512100psci 2arm,psci-0.2Msmctimer2arm,armv8-timer0T   soc 2simple-bus_bus@e8000000 2simple-bus_èinterrupt-controller@3000000 2arm,gic-v3fw T _(Œ  �msi-controller@30400002arm,gic-v3-its˜§Œ�xor@400000%2marvell,armada-7k-xormarvell,xor-v2Œ@A² ½xor@420000%2marvell,armada-7k-xormarvell,xor-v2ŒBC²¡½xor@440000%2marvell,armada-7k-xormarvell,xor-v2ŒDE²¢½xor@460000%2marvell,armada-7k-xormarvell,xor-v2ŒFG²£½serial@5120002snps,dw-apb-uartŒQ Ê TÔáokayèÜserial@5121002snps,dw-apb-uartŒQ!Ê TÔ ádisabledcpuscpu@0øcpu2arm,cortex-a72Œpscicpu@1øcpu2arm,cortex-a72Œpscicpu@100øcpu2arm,cortex-a72Œpscicpu@101øcpu2arm,cortex-a72Œpscicpu@200øcpu2arm,cortex-a72Œpscicpu@201øcpu2arm,cortex-a72Œpscicpu@300øcpu2arm,cortex-a72Œpscicpu@301øcpu2arm,cortex-a72Œpscichosenserial0:115200n8memory@0ømemoryŒ€ #address-cells#size-cellsinterrupt-parentmodelcompatibleserial0serial1methodinterruptsranges#interrupt-cellsinterrupt-controllerregphandlemsi-controller#msi-cellsmsi-parentdma-coherentreg-shiftreg-io-widthstatusclock-frequencydevice_typeenable-methodstdout-path