Ð þí€8uT( Êu 9,Toradex Apalis iMX8QM/QP on Apalis Evaluation Board V1.2=2toradex,apalis-imx8-eval-v1.2toradex,apalis-imx8fsl,imx8qmaliases=/bus@5b000000/mmc@5b010000B/bus@5b000000/mmc@5b020000G/bus@5b000000/mmc@5b030000L/bus@5a000000/serial@5a060000T/bus@5a000000/serial@5a070000\/bus@5a000000/serial@5a080000d/bus@5a000000/serial@5a090000l/bus@5a000000/spi@5a000000q/bus@5a000000/spi@5a010000v/bus@5a000000/spi@5a020000{/bus@5a000000/spi@5a030000 €/vpu@2c000000/vpu-core@2d080000 Š/vpu@2c000000/vpu-core@2d090000 ”/vpu@2c000000/vpu-core@2d0a0000 ž/bus@5b000000/ethernet@5b040000"¨/bus@5a000000/i2c@5a820000/rtc@68­/system-controller/rtccpus cpu-mapcluster0core0²core1²core2²core3²cluster1core0²core1²cpu@0¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3 D Xgcpu@1¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3 D Xgcpu@2¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3 D Xgcpu@3¶cpu2arm,cortex-a53 ÆÍpsciÛ€è@ú€@&€3 D Xgcpu@100¶cpu2arm,cortex-a72 ÆÍpsciÛÀè@ú€@&3 D Xgcpu@101¶cpu2arm,cortex-a72 ÆÍpsci3 D Xgl2-cache02cacheo{Ýê@üg l2-cache12cacheo{Ýê@üg opp-table-02operating-points-v2‰g opp-600000000”#ÃF› » ©Iðopp-896000000”5gà›B@©Iðopp-1104000000”AÍ´›Èà©Iðopp-1200000000”G†Œ›Èà©Iðºopp-table-12operating-points-v2‰g opp-600000000”#ÃF›B@©Iðopp-1056000000”>ñH›B@©Iðopp-1296000000”M?d›Èà©Iðopp-1596000000”_!›Èà©Iðºinterrupt-controller@51a00000 2arm,gic-v3PÂQ Q° R RRÆ× ì gpmu2arm,armv8-pmuv3 ìpsci 2arm,psci-1.0Ôsmctimer2arm,armv8-timer0ì   iommu@51400000 2arm,mmu-500ÂQ@÷ Œì                                 gÐsystem-controller 2fsl,imx-scu tx0rx0gip3$"  power-controller2fsl,imx8qm-scu-pdfsl,scu-pd)g$clock-controller2fsl,imx8qm-clkfsl,scu-clk=gpinctrl2fsl,imx8qm-iomuxcJdefaultDXgøadc0grp0b�À`ŒÀ`‹À`ŠÀ`g¾adc1grp0b‰À`ˆÀ`‡À`†À`gÀcam1gpiosgrp�bC!D!l!m!n!o!p!q!r!c!j!k!gdap1gpiosgrpTbd!!X!y!�!~!^!esai0gpiosgrpbh!i!gfec1grpØbÿ ¦ ¥ ô ó õ ö ÷ ø ù ú û ü ý þ § 9 3`gäfec1-sleepgrpØbÿ ¦@¥@ô@ó@õ@ö@÷@ø@ù@ú@û@ü@ý@þ@§@9@3@gåfec2gpiosgrp¨b  ª!©!¨!!! ! ! !!!!!!gflexcan0grpb“!’!gÂflexcan1grpb•!”!gÅflexcan2grpb—!–!gÈgpio1grp b !gpio2grp b !gpio3grp b !ggpio4grp b!ggpio5grp b–!g¹gpio6grp b—!gºgpio7grp bŽ!ggpio8grp b�!ggpiobklongrp b2!ggpiokeysgrp bep!ggpiousbhocngrp bœ!ghdmictrlgrp bNagùlpi2c1grpb  g­lpi2c2grpb  g·lpi2c3grpb  g¼lpspi0grp0buLvLwLxLg›lpspi2grp0bzL{L|L}LgŸlpuart0grpb  g¢lpuart1grp0b    g¤lpuart1ctrlgrp0b!! ! !glpuart2grpb6 7 g¦lpuart3grp0b< =   g¨lvds0i2c0gpiogrp b4!glvds1i2c0gpiosgrpb:!;!gmipidsi0-1engrp b5!gmipidsi1gpiosgrp bE!gmlbgpiosgrp b�!gmmc1cdgrp bZ!gÖmmc1cdsleepgrp bZ!gÚpciebgrp$bÉ!Ê!Ë!gpciesatarefclkgrp bÆ!güpciewifirefclkgrp b\!gþpwm0grp b gñpwm1grp b gópwm2grp b gõpwm3grp b g÷pwmbklgrp b8 g|qspi1agpiosgrp`b³!²!±!°!¯!®!¬!­!gresetmocigrp b&!gsai1grp0bƒÆl€ÆL‚ÆL„ÆLg5sata1actgrp bY!gsd1cdgrp b£!gßsgtl5000grp bsÆLg²sim0gpiosgrp0b!!!!gspdif0grpb`Æ@_Æ@g1touchctrlgpiosgrp0bU!VAb!fAgtouchctrlidlegrp0b‰!ˆ!‡!†!gusbh1activegrpbÍÏÎÿusbh1idlegrpbÍÏÎÏusb3503agrp$b'A)!*Ag®usbhengrp bš!gusbotg1grpb™!›!gÍusdhc1grp�bÑAÒ!Ó!Ô!Õ!Ö!×!Ø!Ù!Ú!ÛAÜ!gÑusdhc1-100mhzgrp�bÑ@Ò Ó Ô Õ Ö × Ø Ù Ú Û@Ü gÒusdhc1-200mhzgrp�bÑ@Ò Ó Ô Õ Ö × Ø Ù Ú Û@Ü gÓusdhc1gpiosgrp bê!gusdhc2grp4bitgrpTbÞAß!à!á!ã!ä!Ÿ!gÕusdhc2-4bit100mhzgrpTbÞ@ß à á ã ä Ÿ!g×usdhc2-4bit200mhzgrpTbÞ@ß à á ã ä Ÿ!gØusdhc2grp8bitgrp0bæ!ç!è!é!usdhc2-8bit100mhzgrp0bæ ç è é usdhc2-8bit200mhzgrp0bæ ç è é usdhc2-4bitsleepgrpTbÞaßaàaáaãaäaŸ!gÙusdhc2-8bitsleepgrp0bæaçaèaéausdhc3grpTbìAí!î!ï!ð!ñ!¡!gÞusdhc3-100mhzgrpTbìAí!î!ï!ð!ñ!¡!gàusdhc3-200mhzgrpTbìAí!î!ï!ð!ñ!¡!gáwifigrpb+!H!gwifipdngrp bL!glpi2c0grpbR"S"g«enable3v3mmcgrp bæ!g enable3v3sdgrp bç!g!enablecan1powergrp bé!g"enablecan2powergrp bè!g#sai0grp0bÆlyÆL�ÆL~ÆLg3reset-controller2fsl,imx-scu-resetkgŽrtc2fsl,imx8qxp-sc-rtcocotp2fsl,imx8qm-scu-ocotp xmac@1c4ÂÄmac@1c6ÂÆthermal-sensor*2fsl,imx8qxp-sc-thermalfsl,imx-sc-thermal‚gwatchdog!2fsl,imx8qm-sc-wdtfsl,imx-sc-wdt˜<thermal-zonescpu0-thermal¤úºÐÈtripstrip0Øsäнpassiveg trip1Øš(äÐ ½criticalcooling-mapsmap0ï 0ôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu1-thermal¤úºÐÈtripstrip0Øsäнpassiveg!trip1Øš(äÐ ½criticalcooling-mapsmap0ï!ôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu0-thermal¤úºÐÈ�tripstrip0Øsäнpassivetrip1Øš(äÐ ½criticalgpu1-thermal¤úºÐÈ”tripstrip0Øsäнpassivetrip1Øš(äÐ ½criticaldrc0-thermal¤úºÐÈ tripstrip0Øsäнpassivetrip1Øš(äÐ ½criticalpmic-thermal¤úºÐÈñcooling-mapsmap0ï"Hôÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtripstrip0äÐØ­°½passiveg"trip1äÐØèH ½criticalclock-dummy 2fixed-clock= clk_dummyg#clock-esai1-rx 2fixed-clock= esai1_rx_clkgJclock-esai1-rx-hf 2fixed-clock=esai1_rx_hf_clkgKclock-esai1-tx 2fixed-clock= esai1_tx_clkgLclock-esai1-tx-hf 2fixed-clock=esai1_tx_hf_clkgMclock-hdmi-rx-mclk 2fixed-clock= hdmi-rx-mclkgCclock-mlb-clk 2fixed-clock=mlb_clkgBclock-sai5-rx-bclk 2fixed-clock= sai5_rx_bclkgVclock-sai5-tx-bclk 2fixed-clock= sai5_tx_bclkclock-sai6-rx-bclk 2fixed-clock= sai6_rx_bclkgWclock-sai6-tx-bclk 2fixed-clock= sai6_tx_bclkclock-spdif1-rx 2fixed-clock= spdif1_rxclock-controller-lvds-ipg 2fixed-clock=n6lvds0_ipg_clkgmclock-controller-dsi-ipg 2fixed-clock=' dsi_ipg_clkgfclock-controller-mipi-div2-pll 2fixed-clock=¿Ìmipi_pll_div2_clkbus@55000000 2simple-bus &UUdsp@556e80002fsl,imx8qm-hifi4ÂUn€€ Æ###-ipgocramcore 9$ë$$$×$"%%% txrxrxdbGimx/dsp/hifi4.bin Udisabledbus@31400000 2simple-bus &1@1@ crypto@314000002fsl,imx8qm-caamfsl,sec-v4.0Â1@  ì”  &1@ 9$õ\ jr@30000*2fsl,imx8qm-job-ringfsl,sec-v4.0-job-ring ìÅ9$õjr@40000*2fsl,imx8qm-job-ringfsl,sec-v4.0-job-ring ìÆ9$öclock-cm41-ipg 2fixed-clock=Þ) cm41_ipg_clkg(bus@38000000 2simple-bus &88&i2c@3b230000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂ;#ì Æ''-peripg h4xn69$4 Udisabledintmux@3b4000002fsl,imx-intmuxÂ;@`ì'ׯÆ(-ipg9$5 Udisabledg&clock-controller@3b6300002fsl,imx8qxp-lpcgÂ;c=Æ4(�(cm41_lpcg_i2c_clkcm41_lpcg_i2c_ipg_clk9$4g'clock-audio-ipg 2fixed-clock='audio_ipg_clkg0clock-ext-aud-mclk0 2fixed-clock=ext_aud_mclk0gDclock-ext-aud-mclk1 2fixed-clock=ext_aud_mclk1gEclock-esai0-rx 2fixed-clock= esai0_rx_clkgFclock-esai0-rx-hf 2fixed-clock=esai0_rx_hf_clkgGclock-esai0-tx 2fixed-clock= esai0_tx_clkgHclock-esai0-tx-hf 2fixed-clock=esai0_tx_hf_clkgIclock-spdif0-rx 2fixed-clock= spdif0_rxgNclock-sai0-rx-bclk 2fixed-clock= sai0_rx_bclkgOclock-sai0-tx-bclk 2fixed-clock= sai0_tx_bclkgPclock-sai1-rx-bclk 2fixed-clock= sai1_rx_bclkgQclock-sai1-tx-bclk 2fixed-clock= sai1_tx_bclkgRclock-sai2-rx-bclk 2fixed-clock= sai2_rx_bclkgSclock-sai3-rx-bclk 2fixed-clock= sai3_rx_bclkgTclock-sai4-rx-bclk 2fixed-clock= sai4_rx_bclkgUbus@59000000 2simple-bus &YYasrc@590000002fsl,imx8qm-asrcÂY ìtdÆ))*+,,#############�-memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`›------ rxarxbrxctxatxbtxcª»€¸Ç9$žUokayesai@59010000!2fsl,imx8qm-esaifsl,imx6ull-esaiÂY ì™Æ...#-coreextalfsysspba ›-- rxtx9$Ÿ Udisabledspdif@590200002fsl,imx8qm-spdifÂYìÈÊ0Æ/#/###0###:-corerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba ›--  rxtx9$ Uokay$hEEE x.àJdefaultX1gsai@590400002fsl,imx8qm-saiÂY ì:Æ2#2##-busmclk0mclk1mclk2mclk3 rxtx ›- - 9$>Uokay,hEEE2x.àîJdefaultX3Øg&sai@590500002fsl,imx8qm-saiÂY ì<Æ4#4##-busmclk0mclk1mclk2mclk3 rxtx ›--9$?Uokay,hEEE4x.àîJdefaultX5Øgsai@590600002fsl,imx8qm-saiÂY ì>Æ6#6##-busmclk0mclk1mclk2mclk3 rx›-9$@ Udisabledsai@590700002fsl,imx8qm-saiÂY ìCÆ7#7##-busmclk0mclk1mclk2mclk3 rx›-9$¢ Udisableddma-controller@591f00002fsl,imx8qm-edmaÂYéôüìvwxyz{ššÉËÍÏ;;==?DFHq 9$þ$ÿ$$$$«$¬$­$®$¯$°$±$²$³$´$µ$¶$·$¸$¹g-clock-controller@594000002fsl,imx8qxp-lpcgÂY@=Æ00�&asrc0_lpcg_ipg_clkasrc0_lpcg_mem_clk9$žg)clock-controller@594100002fsl,imx8qxp-lpcgÂYA= Æ,0�(esai0_lpcg_extal_clkesai0_lpcg_ipg_clk9$Ÿg.clock-controller@594200002fsl,imx8qxp-lpcgÂYB= Æ,0�%spdif0_lpcg_tx_clkspdif0_lpcg_gclkw9$ g/clock-controller@594400002fsl,imx8qxp-lpcgÂYD= Æ, 0�!sai0_lpcg_mclksai0_lpcg_ipg_clk9$>g2clock-controller@594500002fsl,imx8qxp-lpcgÂYE= Æ, 0�!sai1_lpcg_mclksai1_lpcg_ipg_clk9$?g4clock-controller@594600002fsl,imx8qxp-lpcgÂYF= Æ,0�!sai2_lpcg_mclksai2_lpcg_ipg_clk9$@g6clock-controller@594700002fsl,imx8qxp-lpcgÂYG= Æ,0�!sai3_lpcg_mclksai3_lpcg_ipg_clk9$¢g7clock-controller@595800002fsl,imx8qxp-lpcgÂYX= Æ000 �4dsp_lpcg_adb_clkdsp_lpcg_ipg_clkdsp_lpcg_core_clk9$ Udisabledclock-controller@595900002fsl,imx8qxp-lpcgÂYY=Æ0�dsp_ram_lpcg_ipg_clk9$ Udisabledasrc@598000002fsl,imx8qm-asrcÂY€ ì|dÆ88*+,,#############�-memipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`›999999 rxarxbrxctxatxbtxcª@¸Ç9$Æ Udisabledsai@598200002fsl,imx8qm-saiÂY‚ ìIÆ:#:##-busmclk0mclk1mclk2mclk3 ›99  rxtx9$È Udisabledg=sai@598300002fsl,imx8qm-saiÂYƒ ìKÆ;#;##-busmclk0mclk1mclk2mclk3›9  tx9$É Udisabledg>amix@598400002fsl,imx8qm-audmixÂY„Æ<-ipg9$Ê=>Uokaymqs@598500002fsl,imx8qm-mqsÂY…Æ?? -mclkcore9$Ë Udisableddma-controller@599f00002fsl,imx8qm-edmaÂYŸ éô À�ì~€�‚ƒJJLsX9$Ì$Í$Î$Ï$Ð$Ñ$Ò$Ó$Ô$Õ$Ög9clock-controller@59d000002fsl,imx8qxp-lpcgÂYÐ= ÆE�aud_rec_clk0_lpcg_clk9$Eg@clock-controller@59d100002fsl,imx8qxp-lpcgÂYÑ= Æì�aud_rec_clk1_lpcg_clk9$ìgAclock-controller@59d200002fsl,imx8qxp-lpcgÂYÒ= ÆE�aud_pll_div_clk0_lpcg_clk9$Eg*clock-controller@59d300002fsl,imx8qxp-lpcgÂYÓ= Æì�aud_pll_div_clk1_lpcg_clk9$ìg+clock-controller@59d500002fsl,imx8qxp-lpcgÂYÕ=Æ,�mclkout0_lpcg_clk9$ïg±clock-controller@59d600002fsl,imx8qxp-lpcgÂYÖ=Æ,�mclkout1_lpcg_clk9$ðacm@59e000002fsl,imx8qm-acmÂYà=¨9$í$î$ï$ð$E$ì$ž$Æ$Ÿ$Ç$>$?$@$¢$£$¤$È$É$ $¡$Ë|Æ@A*+BCDEFGHIJKLMNNOPQRSTUVWŽ-aud_rec_clk0_lpcg_clkaud_rec_clk1_lpcg_clkaud_pll_div_clk0_lpcg_clkaud_pll_div_clk1_lpcg_clkmlb_clkhdmi_rx_mclkext_aud_mclk0ext_aud_mclk1esai0_rx_clkesai0_rx_hf_clkesai0_tx_clkesai0_tx_hf_clkesai1_rx_clkesai1_rx_hf_clkesai1_tx_clkesai1_tx_hf_clkspdif0_rxspdif1_rxsai0_rx_bclksai0_tx_bclksai1_rx_bclksai1_tx_bclksai2_rx_bclksai3_rx_bclksai4_rx_bclksai5_tx_bclksai6_rx_bclkg,clock-controller@59c000002fsl,imx8qxp-lpcgÂYÀ=Æ00�&asrc1_lpcg_ipg_clkasrc1_lpcg_mem_clk9$Æg8clock-controller@59c200002fsl,imx8qxp-lpcgÂYÂ= Æ,0�!sai6_lpcg_mclksai6_lpcg_ipg_clk9$Èg:clock-controller@59c300002fsl,imx8qxp-lpcgÂYÃ= Æ,0�!sai7_lpcg_mclksai7_lpcg_ipg_clk9$Ég;clock-controller@59c400002fsl,imx8qxp-lpcgÂYÄ=Æ0�amix_lpcg_ipg_clk9$Êg<clock-controller@59c500002fsl,imx8qxp-lpcgÂYÅ= Æ,0�!mqs0_lpcg_mclkmqs0_lpcg_ipg_clk9$Ëg?sai@590800002fsl,imx8qm-saiÂY ìEÆX#X##-busmclk0mclk1mclk2mclk3 rx›- 9$£ Udisabledsai@590900002fsl,imx8qm-saiÂY  ìGÆY#Y##-busmclk0mclk1mclk2mclk3 tx›- 9$¤Uokay`h,,EEEìììY$*A$x.à+±¬Dîclock-controller@594800002fsl,imx8qxp-lpcgÂYH= Æ,0�!sai4_lpcg_mclksai4_lpcg_ipg_clk9$£ UdisabledgXclock-controller@594900002fsl,imx8qxp-lpcgÂYI= Æ,0�!sai5_lpcg_mclksai5_lpcg_ipg_clk9$¤UokaygYesai@59810000!2fsl,imx8qm-esaifsl,imx6ull-esaiÂY� ì›ÆZZZ#-coreextalfsysspba ›99 rxtx9$Ç Udisabledclock-controller@59c100002fsl,imx8qxp-lpcgÂYÁ= Æ,0�(esai1_lpcg_extal_clkesai1_lpcg_ipg_clk9$ÇgZvpu@2c000000 &,,Â,9$Uokay2nxp,imx8qm-vpumailbox@2d0000002fsl,imx6sx-muÂ- ìØ;9$Uokayg[mailbox@2d0200002fsl,imx6sx-muÂ- ìÙ;9$Uokayg^mailbox@2d0400002fsl,imx6sx-muÂ- ìÚ;9$Uokaygavpu-core@2d080000Â-2nxp,imx8q-vpu-decoder9$ tx0tx1rx$"[[[UokayG\]vpu-core@2d090000Â- 2nxp,imx8q-vpu-encoder9$ tx0tx1rx$"^^^UokayG_`vpu-core@2d0a0000Â- 2nxp,imx8q-vpu-encoder9$ tx0tx1rx$"aaaUokayGbcbus@53000000 2simple-bus &SSgpu@53100000 2vivante,gcÂS ì@Æ�� -coreshaderh��x)¹'2©ø€9$�bus@56220000 2simple-busd &V"V"interrupt-controller@56220000&2fsl,imx8qxp-irqsteerfsl,imx-irqsteerÂV" ì;ׯÆe-ipg9$‰Ua gdclock-controller@562230002fsl,imx8qxp-lpcgÂV"0=9$‰Æf�mipi0_lis_lpcg_ipg_clkgeclock-controller@5622300c2fsl,imx8qxp-lpcgÂV"0 =9$ŠÆŠf�*mipi0_pwm_lpcg_clkmipi0_pwm_lpcg_ipg_clkgiclock-controller@562230142fsl,imx8qxp-lpcgÂV"0=Æg�mipi0_i2c0_lpcg_ipg_clk9$‹gkclock-controller@562230182fsl,imx8qxp-lpcgÂV"0=Æf�mipi0_i2c0_lpcg_ipg_s_clk9$‹ggclock-controller@5622301c2fsl,imx8qxp-lpcgÂV"0= Æ‹�mipi0_i2c0_lpcg_clk9$‹gjclock-controller@562230242fsl,imx8qxp-lpcgÂV"0$=Æh�mipi0_i2c1_lpcg_ipg_clk9$Œclock-controller@562230282fsl,imx8qxp-lpcgÂV"0(=Æf�mipi0_i2c1_lpcg_ipg_s_clk9$Œghclock-controller@5622302c2fsl,imx8qxp-lpcgÂV"0,= ÆŒ�mipi0_i2c1_lpcg_clk9$Œpwm@562240002fsl,imx8qxp-pwmfsl,imx27-pwmÂV"@Æii-ipgper hŠxn6n9$Š Udisabledi2c@56226000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂV"` ìÆjk-peripghjxn69$‹ Udisabledbus@56240000 2simple-bus &V$V$lclock-controller@562430002fsl,imx8qxp-lpcgÂV$0=lvds0_lis_lpcg_ipg_clk9$�Æm�gpclock-controller@5624300c2fsl,imx8qxp-lpcgÂV$0 =Alvds0_pwm_lpcg_clklvds0_pwm_lpcg_ipg_clklvds0_pwm_lpcg_32k_clk9$ŽÆ m�gnclock-controller@562430102fsl,imx8qxp-lpcgÂV$0=,lvds0_i2c0_lpcg_clklvds0_i2c0_lpcg_ipg_clk9$�Æ m�gopwm@562440002fsl,imx8qxp-pwmfsl,imx27-pwmÂV$@-ipgper hŽxn6n9$Ž UdisabledÆnni2c@56246000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂV$` ì-peripg h�xn69$� UdisabledÆoointerrupt-controller@56240000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂV$ ì9ׯÆp-ipg9$ Ua glclock-controller@562430142fsl,imx8qxp-lpcgÂV$0=Æ m�,lvds0_i2c1_lpcg_clklvds0_i2c1_lpcg_ipg_clk9$ gqi2c@56247000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂV$pì Æqq-peripg h xn69$  Udisabledbus@57220000 2simple-busr &W"W"interrupt-controller@57220000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂW" ì<ׯÆs-ipg9$�Ua grclock-controller@572230002fsl,imx8qxp-lpcgÂW"0=Æf�mipi1_lis_lpcg_ipg_clk9$�gsclock-controller@5722300c2fsl,imx8qxp-lpcgÂW"0 =ÆŽf�*mipi1_pwm_lpcg_clkmipi1_pwm_lpcg_ipg_clk9$Žgvclock-controller@5722301c2fsl,imx8qxp-lpcgÂW"0= Æ��mipi1_i2c0_lpcg_clk9$�gwclock-controller@572230142fsl,imx8qxp-lpcgÂW"0=Æt�mipi1_i2c0_lpcg_ipg_clk9$�gxclock-controller@572230182fsl,imx8qxp-lpcgÂW"0=Æf�mipi1_i2c0_lpcg_ipg_s_clk9$�gtclock-controller@572230242fsl,imx8qxp-lpcgÂW"0$=Æu�mipi1_i2c1_lpcg_ipg_clk9$�clock-controller@572230282fsl,imx8qxp-lpcgÂW"0(=Æf�mipi1_i2c1_lpcg_ipg_s_clk9$�guclock-controller@5722302c2fsl,imx8qxp-lpcgÂW"0,= Æ��mipi1_i2c1_lpcg_clk9$�pwm@572240002fsl,imx8qxp-pwmfsl,imx27-pwmÂW"@Ævv-ipgper hŽxn6n9$Ž Udisabledi2c@57226000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂW"` ìrÆwx-peripghwxn69$� Udisabledbus@57240000 2simple-busy &W$W$interrupt-controller@57240000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂW$ ì:ׯÆz-ipg9$Ua gyclock-controller@572430002fsl,imx8qxp-lpcgÂW$0=Æm�lvds1_lis_lpcg_ipg_clk9$gzclock-controller@5724300c2fsl,imx8qxp-lpcgÂW$0 =Æm�*lvds1_pwm_lpcg_clklvds1_pwm_lpcg_ipg_clk9$g{clock-controller@572430102fsl,imx8qxp-lpcgÂW$0=Æm�,lvds1_i2c0_lpcg_clklvds1_i2c0_lpcg_ipg_clk9$g}clock-controller@572430142fsl,imx8qxp-lpcgÂW$0=Æm�,lvds1_i2c1_lpcg_clklvds1_i2c1_lpcg_ipg_clk9$g~pwm@572440002fsl,imx8qxp-pwmfsl,imx27-pwmÂW$@Æ{{-ipgper hxn6n9$UokayJdefaultX|gi2c@57246000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂW$` ìÆ}}-peripg hxn69$ Udisabledi2c@57247000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂW$pì Æ~~-peripg hxn69$ Udisabledclock-img-ipg 2fixed-clock= ë img_ipg_clkg‰clock-img-pxl 2fixed-clock=#ÃF img_pxl_clkg˜bus@58000000 2simple-bus &XXisi@58100000ÂX`ì)*+,-./0@Æ€�‚ƒ„…†(-per0per1per2per3per4per5per6per7@9$y$z${$|$}$~$$€ Udisabled2fsl,imx8qm-isiports port@2Âendpointy‡g�port@3Âendpointyˆg”irqsteer@58220000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂX"Æ× ì@Ɖ-ipg9$‘Ua gŠgpio@582220002fsl,imx8qm-gpiofsl,imx35-gpioÂX" Æ×쉕Š9$‘clock-controller@582230182fsl,imx8qxp-lpcgÂX"0 Æ‘=�csi0_lpcg_core_clk9$yg‹clock-controller@5822301c2fsl,imx8qxp-lpcgÂX"0 Æ‘=�csi0_lpcg_esc_clk9$ygŒi2c@58226000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂX"`ìÆ“‰-peripg h“xn6Š9$“ Udisabledcsi@58227000+2fsl,imx8qm-mipi-csi2fsl,imx8qxp-mipi-csi2ÂX"pX"Æ‹Œ� -coreescuih‹Œxu*J¢9$y¥Ž‘ Udisabledports port@0Âport@1Âendpointy�g‡irqsteer@58240000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂX$Æ× ìAƉ-ipg9$”Ua g�gpio@582420002fsl,imx8qm-gpiofsl,imx35-gpioÂX$ Æ×쉕�9$”clock-controller@582430182fsl,imx8qxp-lpcgÂX$0 Æ”=�csi1_lpcg_core_clk9$yg‘clock-controller@5824301c2fsl,imx8qxp-lpcgÂX$0 Æ”=�csi1_lpcg_esc_clk9$yg’i2c@58246000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂX$`ìÆ–‰-peripg h–xn6�9$– Udisabledcsi@58247000+2fsl,imx8qm-mipi-csi2fsl,imx8qxp-mipi-csi2ÂX$pX$Æ‘’“ -coreescuih‘’xu*J¢9$y¥Ž” Udisabledports port@0Âport@1Âendpointy”gˆirqsteer@58260000%2fsl,imx8qm-irqsteerfsl,imx-irqsteerÂX&Æ× ìBÆ#-ipg9$FUa  Udisabledg•clock-controller@582630042fsl,imx8qxp-lpcgÂX&0 ÆF=�pi0_lpcg_ipg_clk9$y Udisabledclock-controller@582630182fsl,imx8qxp-lpcgÂX&0 ÆF=�pi0_lpcg_pxl_clk9$y Udisabledclock-controller@5826301c2fsl,imx8qxp-lpcgÂX&0 ÆF=�pi0_lpcg_misc_clk9$y Udisabledi2c@58266000$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cÂX&`ìÆI‰-peripg hIxn6•9$I Udisabledjpegdec@58400000ÂX@ ì5Æ––h––x ë ëÂ9$$�%2nxp,imx8qm-jpgdecnxp,imx8qxp-jpgdecUokayjpegenc@58450000ÂXE ì1Æ——h——x ë ëÂ9$$…%2nxp,imx8qm-jpgencnxp,imx8qxp-jpgencUokayclock-controller@585000002fsl,imx8qxp-lpcgÂXPƘ=�pdma0_lpcg_clk9$ygclock-controller@585100002fsl,imx8qxp-lpcgÂXQƘ=�pdma1_lpcg_clk9$zg€clock-controller@585200002fsl,imx8qxp-lpcgÂXRƘ=�pdma2_lpcg_clk9${g�clock-controller@585300002fsl,imx8qxp-lpcgÂXSƘ=�pdma3_lpcg_clk9$|g‚clock-controller@585400002fsl,imx8qxp-lpcgÂXTƘ=�pdma4_lpcg_clk9$}gƒclock-controller@585500002fsl,imx8qxp-lpcgÂXUƘ=�pdma5_lpcg_clk9$~g„clock-controller@585600002fsl,imx8qxp-lpcgÂXVƘ=�pdma6_lpcg_clk9$g…clock-controller@585700002fsl,imx8qxp-lpcgÂXWƘ=�pdma7_lpcg_clk9$€g†clock-controller@585800002fsl,imx8qxp-lpcgÂXXƘ=�csi0_lpcg_pxl_clk9$‘g�clock-controller@585900002fsl,imx8qxp-lpcgÂXYƘ=�csi1_lpcg_pxl_clk9$”g“clock-controller@585a00002fsl,imx8qxp-lpcgÂXZƘ=�hdmi_rx_lpcg_pxl_link_clk9$›clock-controller@585d00002fsl,imx8qxp-lpcgÂX]=Ɖ‰�0img_jpeg_dec_lpcg_clkimg_jpeg_dec_lpcg_ipg_clk9$g–clock-controller@585f00002fsl,imx8qxp-lpcgÂX_=Ɖ‰�0img_jpeg_enc_lpcg_clkimg_jpeg_enc_lpcg_ipg_clk9$g—clock-dma-ipg 2fixed-clock=' dma_ipg_clkg©bus@5a000000 2simple-bus &ZZspi@5a0000002fsl,imx7ulp-spiÂZ  ìPÆ™™-peripg h5x“‡9$5 ›šš txrxUokayJdefaultX› ¬œspi@5a0100002fsl,imx7ulp-spiÂZ  ìQÆ��-peripg h6x“‡9$6 ›šš txrx Udisabledspi@5a0200002fsl,imx7ulp-spiÂZ  ìRÆžž-peripg h7x“‡9$7 ›šš txrxUokayJdefaultXŸ ¬œ spi@5a0300002fsl,imx7ulp-spiÂZ  ìSÆ  -peripg h8x“‡9$8 ›šš txrx Udisabledserial@5a060000ÂZ ìYÆ¡¡ -ipgbaud h9xÄ´9$9 rxtx ›š š Uokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¢serial@5a070000ÂZ ìZÆ££ -ipgbaud h:xÄ´9$: rxtx ›ššUokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¤serial@5a080000ÂZ ì[Æ¥¥ -ipgbaud h;xÄ´9$; rxtx ›ššUokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¦serial@5a090000ÂZ  ì\Ƨ§ -ipgbaud h<xÄ´9$< rxtx ›ššUokay%2fsl,imx8qm-lpuartfsl,imx8qxp-lpuartJdefaultX¨dma-controller@5a1f00002fsl,imx8qm-edmaÂZéôì ¡¢£¤¥¦§²³´µ¶·¸¹º»C°9$@$A$B$C$D$E$F$G$H$I$J$K$L$M$N$O$P$Q$R$S$T$UUokaygšclock-controller@5a4000002fsl,imx8qxp-lpcgÂZ@=Æ5©� spi0_lpcg_clkspi0_lpcg_ipg_clk9$5g™clock-controller@5a4100002fsl,imx8qxp-lpcgÂZA=Æ6©� spi1_lpcg_clkspi1_lpcg_ipg_clk9$6g�clock-controller@5a4200002fsl,imx8qxp-lpcgÂZB=Æ7©� spi2_lpcg_clkspi2_lpcg_ipg_clk9$7gžclock-controller@5a4300002fsl,imx8qxp-lpcgÂZC=Æ8©� spi3_lpcg_clkspi3_lpcg_ipg_clk9$8g clock-controller@5a4600002fsl,imx8qxp-lpcgÂZF=Æ9©�'uart0_lpcg_baud_clkuart0_lpcg_ipg_clk9$9g¡clock-controller@5a4700002fsl,imx8qxp-lpcgÂZG=Æ:©�'uart1_lpcg_baud_clkuart1_lpcg_ipg_clk9$:g£clock-controller@5a4800002fsl,imx8qxp-lpcgÂZH=Æ;©�'uart2_lpcg_baud_clkuart2_lpcg_ipg_clk9$;g¥clock-controller@5a4900002fsl,imx8qxp-lpcgÂZI=Æ<©�'uart3_lpcg_baud_clkuart3_lpcg_ipg_clk9$<g§i2c@5a800000ÂZ€@  ìÜƪª-peripg h`xn69$` Udisabled#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultX«† i2c@5a810000ÂZ�@  ìÝƬ¬-peripg haxn69$aUokay#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultX­† usb-hub@82smsc,usb3503aÂJdefaultX® µ¯Ã аÛ}x@ ì°audio-codec@a 2fsl,sgtl5000 ,hEEE±x.à»€ƱJdefaultX²Øø³´µgi2c@5a820000ÂZ‚@  ìÞƶ¶-peripg hbxn69$bUokay#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultX·† touch@4a2atmel,maxtouchÂJ¸ìJdefaultX¹º ì¸ Udisabledrtc@68 2st,m41t0ÂhUokayaudio-codec@1a2nuvoton,nau8822ÂØg%hwmon@40 2ti,ina219Â@ˆtemperature-sensor@4f 2ti,tmp75cÂOeeprom@572st,24c02atmel,24c02ÂWi2c@5a830000ÂZƒ@  ì߯»»-peripg hcxn69$cUokay#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cJdefaultX¼† adc@5a8800002nxp,imx8qxp-adc,ÂZˆ ìðƽ½-peripg hexn69$eUokayJdefaultX¾>´adc@5a8900002nxp,imx8qxp-adc,ÂZ‰ ìñÆ¿¿-peripg hfxn69$fUokayJdefaultXÀ>´gcan@5a8d00002fsl,imx8qm-flexcanÂZ� ìëÆÁÁ-ipgper hixbZ9$iJYUokayJdefaultXÂgÃcan@5a8e00002fsl,imx8qm-flexcanÂZŽ ììÆÄÄ-ipgper hjxbZ9$jJYUokayJdefaultXÅgÆcan@5a8f00002fsl,imx8qm-flexcanÂZ� ìíÆÇÇ-ipgper hkxbZ9$kJY UdisabledJdefaultXÈdma-controller@5a9f00002fsl,imx8qm-edmaÂZŸ!éô x쨩ª«¬­®¯°±P9$l$m$n$o$p$q$r$s$t$uclock-controller@5ac000002fsl,imx8qxp-lpcgÂZÀ=Æ`©� i2c0_lpcg_clki2c0_lpcg_ipg_clk9$`gªclock-controller@5ac100002fsl,imx8qxp-lpcgÂZÁ=Æa©� i2c1_lpcg_clki2c1_lpcg_ipg_clk9$ag¬clock-controller@5ac200002fsl,imx8qxp-lpcgÂZÂ=Æb©� i2c2_lpcg_clki2c2_lpcg_ipg_clk9$bg¶clock-controller@5ac300002fsl,imx8qxp-lpcgÂZÃ=Æc©� i2c3_lpcg_clki2c3_lpcg_ipg_clk9$cg»clock-controller@5ac800002fsl,imx8qxp-lpcgÂZÈ=Æe©� adc0_lpcg_clkadc0_lpcg_ipg_clk9$eg½clock-controller@5ac900002fsl,imx8qxp-lpcgÂZÉ=Æf©� adc1_lpcg_clkadc1_lpcg_ipg_clk9$fg¿clock-controller@5acd00002fsl,imx8qxp-lpcgÂZÍ=Æi©© �5can0_lpcg_pe_clkcan0_lpcg_ipg_clkcan0_lpcg_chi_clk9$igÁclock-controller@5a4a00002fsl,imx8qxp-lpcgÂZJ=Æ=©�'uart4_lpcg_baud_clkuart4_lpcg_ipg_clk9$=i2c@5a840000#2fsl,imx8qm-lpi2cfsl,imx7ulp-lpi2cÂZ„@ ìXÆÉÉ-peripg hdxn69$d Udisabledclock-controller@5ac400002fsl,imx8qxp-lpcgÂZÄ=Æd©� i2c4_lpcg_clki2c4_lpcg_ipg_clk9$dgÉclock-controller@5ace00002fsl,imx8qxp-lpcgÂZÎ=Æj©© �5can1_lpcg_pe_clkcan1_lpcg_ipg_clkcan1_lpcg_chi_clk9$jgÄclock-controller@5acf00002fsl,imx8qxp-lpcgÂZÏ=Æk©© �5can2_lpcg_pe_clkcan2_lpcg_ipg_clkcan2_lpcg_chi_clk9$kgÇclock-conn-axi 2fixed-clock=ÞCU conn_axi_clkgëclock-conn-ahb 2fixed-clock= ï!ª conn_ahb_clkgìclock-conn-ipg 2fixed-clock=÷�Õ conn_ipg_clkgêclock-conn-bch 2fixed-clock=ׄ conn_bch_clkbus@5b000000 2simple-bus &[[usb@5b0d0000-2fsl,imx7ulp-usbfsl,imx6ul-usbfsl,imx27-usbÂ[  ì vÊ�ËÆÌ�ž²9$UokayJdefaultXÍÆÒÞöusbmisc@5b0d020082fsl,imx7ulp-usbmiscfsl,imx7d-usbmiscfsl,imx6q-usbmiscÂ[ gËusbphy@5b100000%2fsl,imx8qm-usbphyfsl,imx7ulp-usbphyÂ[ÆÌ9$Uokay!ÎgÊmmc@5b010000 ìèÂ[ÆÏÏÏ -ipgahbper høxׄ9$ø0EUokay32fsl,imx8qm-usdhcfsl,imx8qxp-usdhcfsl,imx7d-usdhc UЀ"Jdefaultstate_100mhzstate_200mhzXÑ\ÒfÓpzmmc@5b020000 ìéÂ[ÆÔÔÔ -ipgahbper hùx ëÂ9$ù0EUokay32fsl,imx8qm-usdhcfsl,imx8qxp-usdhcfsl,imx7d-usdhc UЀ(Jdefaultstate_100mhzstate_200mhzsleepXÕÖ\×ÖfØÖˆÙÚp ’Û ›¤Ümmc@5b030000 ìêÂ[ÆÝÝÝ -ipgahbper húx ëÂ9$ú0EUokay32fsl,imx8qm-usdhcfsl,imx8qxp-usdhcfsl,imx7d-usdhc UЀ"Jdefaultstate_100mhzstate_200mhzXÞß\àßfáßp ’¸ ›¤âethernet@5b040000Â[0ì(Æããã ãã'-ipgahbenet_clk_refptpenet_2x_txclkhûûxæ²€sY@°Â9$ûUokay2fsl,imx8qm-fecfsl,imx6sx-fec UЀJdefaultsleepXä\åÔåæ ðrgmii-rxidmdio ethernet-phy@72ethernet-phy-ieee802.3-c22°ìù  ì° gæethernet@5b050000Â[0ì(Æççç çã'-ipgahbenet_clk_refptpenet_2x_txclkhüüxæ²€sY@°Â9$ü Udisabled2fsl,imx8qm-fecfsl,imx6sx-fec UЀusb@5b1100002fsl,imx8qm-usb3Â[ &(Æèèèèè-lpmbusaclkipgcore hxæ²€9$Uokayusb@5b120000 2cdns,usb3Â[[[ +otgxhcidev0ì5hostperipheralotgwakeupEéJcdns3,usb3-phyTUokaykhostusb-phy@5b1600002nxp,salvo-phyÂ[Æè-salvo_phy_clk9$sUokaygéclock-controller@5b2000002fsl,imx8qxp-lpcgÂ[ =Æøêë �9sdhc0_lpcg_per_clksdhc0_lpcg_ipg_clksdhc0_lpcg_ahb_clk9$øgÏclock-controller@5b2100002fsl,imx8qxp-lpcgÂ[!=Æùêë �9sdhc1_lpcg_per_clksdhc1_lpcg_ipg_clksdhc1_lpcg_ahb_clk9$ùgÔclock-controller@5b2200002fsl,imx8qxp-lpcgÂ["=Æúêë �9sdhc2_lpcg_per_clksdhc2_lpcg_ipg_clksdhc2_lpcg_ahb_clk9$úgÝclock-controller@5b2300002fsl,imx8qxp-lpcgÂ[#=0Æûûëûêê� …enet0_lpcg_timer_clkenet0_lpcg_txc_sampling_clkenet0_lpcg_ahb_clkenet0_lpcg_rgmii_txc_clkenet0_lpcg_ipg_clkenet0_lpcg_ipg_s_clk9$ûgãclock-controller@5b2400002fsl,imx8qxp-lpcgÂ[$=0Æüüëüêê� …enet1_lpcg_timer_clkenet1_lpcg_txc_sampling_clkenet1_lpcg_ahb_clkenet1_lpcg_rgmii_txc_clkenet1_lpcg_ipg_clkenet1_lpcg_ipg_s_clk9$ügçclock-controller@5b2700002fsl,imx8qxp-lpcgÂ['=Æìê�"usboh3_ahb_clkusboh3_phy_ipg_clk9$gÌclock-controller@5b2800002fsl,imx8qxp-lpcgÂ[(=�0ÆêêêMusb3_app_clkusb3_lpm_clkusb3_ipg_clkusb3_core_pclkusb3_phy_clkusb3_aclk9$gèclock-controller@5b2900002fsl,imx8qxp-lpcgÂ[)= Æ  ëë�'gpmi_bchgpmi_iogpmi_apbgpmi_bch_apb9$ gîclock-controller@5b2900042fsl,imx8qxp-lpcgÂ[)=Æë� apbhdma_hclk9$ gídma-controller@5b810000(2fsl,imx8qxp-dma-apbhfsl,imx28-dma-apbhÂ[� 0ìéôÆí9$ gïnand-controller@5b8120002fsl,imx8qxp-gpmi-nandÂ[� [�@ +gpmi-nandbch  ì5bch Æîîîî'-gpmi_iogpmi_apbgpmi_bchgpmi_bch_apb›ï rx-tx9$  h xúð€ Udisabledbus@5c000000 2simple-bus &\\ddr-pmu@5c020000$2fsl,imx8qm-ddr-pmufsl,imx8-ddr-pmuÂ\ ì‚ddr-pmu@5c120000$2fsl,imx8qm-ddr-pmufsl,imx8-ddr-pmuÂ\ ìƒclock-lsio-bus 2fixed-clock=õá lsio_bus_clkgúbus@5d000000 2simple-bus  &]]pwm@5d0000002fsl,imx27-pwmÂ]-ipgperÆðð h¿xn6n ì^UokayJdefaultXñpwm@5d0100002fsl,imx27-pwmÂ]-ipgperÆòò hÀxn6n ì_UokayJdefaultXópwm@5d0200002fsl,imx27-pwmÂ]-ipgperÆôô hÁxn6n ì`UokayJdefaultXõpwm@5d0300002fsl,imx27-pwmÂ]-ipgperÆöö hÂxn6n ìaUokayJdefaultX÷gpio@5d080000Â] 숕‰×Æ9$Ç2fsl,imx8qm-gpiofsl,imx35-gpio0~øøø$ôŠMXM3_279MXM3_277MXM3_135MXM3_203MXM3_201MXM3_275MXM3_110MXM3_120MXM3_1/GPIO1MXM3_3/GPIO2MXM3_124MXM3_122MXM3_5/GPIO3MXM3_7/GPIO4MXM3_4MXM3_211MXM3_209MXM3_2MXM3_136MXM3_134MXM3_6MXM3_8MXM3_112MXM3_118MXM3_114MXM3_116g¯gpio@5d090000Â]  쉕‰×Æ9$È2fsl,imx8qm-gpiofsl,imx35-gpio@~ø(ø2 ø?øH}ŠMXM3_286MXM3_87MXM3_99MXM3_138MXM3_140MXM3_239MXM3_281MXM3_283MXM3_126MXM3_132MXM3_173MXM3_175MXM3_123g°hdmi-ctrl-hogJdefaultXùš¯£CONNECTOR_IS_HDMI­gpio@5d0a0000Â]  슕‰×Æ9$É2fsl,imx8qm-gpiofsl,imx35-gpio0~øPøUøh ®ŠMXM3_198MXM3_35MXM3_164MXM3_217MXM3_215MXM3_193MXM3_194MXM3_37MXM3_271MXM3_273MXM3_195MXM3_197MXM3_177MXM3_179MXM3_181MXM3_183MXM3_185MXM3_187gÛgpio@5d0b0000Â]  ì‹•‰×Æ9$Ê2fsl,imx8qm-gpiofsl,imx35-gpioÀ~ørøuø�øŒø‹øŠø‰øˆø‡ø†øŽø’þŠMXM3_191MXM3_221MXM3_225MXM3_223MXM3_227MXM3_200MXM3_235MXM3_231MXM3_229MXM3_233MXM3_204MXM3_196MXM3_202MXM3_305MXM3_307MXM3_309MXM3_311MXM3_315MXM3_317MXM3_319MXM3_321MXM3_15/GPIO7MXM3_63MXM3_17/GPIO8MXM3_12MXM3_14MXM3_16gœgpio@5d0c0000Â]  쌕‰×Æ9$Ë2fsl,imx8qm-gpiofsl,imx35-gpio`~ø•ø™øžø ¥ø¬øÆºŠMXM3_18MXM3_11/GPIO5MXM3_13/GPIO6MXM3_274MXM3_84MXM3_262MXM3_96MXM3_190MXM3_269MXM3_251MXM3_253MXM3_295MXM3_299MXM3_301MXM3_297MXM3_293MXM3_291MXM3_289MXM3_287g¸gpio@5d0d0000Â]  ì�•‰×Æ9$Ì2fsl,imx8qm-gpiofsl,imx35-gpio€~øËøÍøÒ øßøãøæøìøóžŠMXM3_150MXM3_160MXM3_162MXM3_144MXM3_146MXM3_148MXM3_152MXM3_156MXM3_158MXM3_159MXM3_184MXM3_180MXM3_186MXM3_188MXM3_176MXM3_178ggpio@5d0e0000Â] 쎕‰×Æ9$Í2fsl,imx8qm-gpiofsl,imx35-gpio ~øõ ø  vŠMXM3_261MXM3_263MXM3_259MXM3_257MXM3_255MXM3_128MXM3_130MXM3_265MXM3_249MXM3_247MXM3_245MXM3_243gpio@5d0f0000Â] ì�•‰×Æ9$Î2fsl,imx8qm-gpiofsl,imx35-gpiospi@5d120000 2nxp,imx8qxp-fspiÂ]+fspi_basefspi_mmap ì\Æíí -fspi_enfspi9$í Udisabledmailbox@5d1b0000Â] ì°; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d1c0000Â] ì±;,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mug mailbox@5d1d0000Â] ì²; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d1e0000Â] ì³; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d1f0000Â] ì´; Udisabled,2fsl,imx8-mu-scufsl,imx8qm-mufsl,imx6sx-mumailbox@5d200000Â]  ì¸;9$Ú Udisabled2fsl,imx8qm-mufsl,imx6sx-mumailbox@5d210000Â]! ì¹;9$Û Udisabled2fsl,imx8qm-mufsl,imx6sx-mumailbox@5d280000Â]( ìÀ;9$â2fsl,imx8qm-mufsl,imx6sx-mug%clock-controller@5d4000002fsl,imx8qxp-lpcgÂ]@=4Æ¿¿¿ú¿�hpwm0_lpcg_ipg_clkpwm0_lpcg_ipg_hf_clkpwm0_lpcg_ipg_s_clkpwm0_lpcg_ipg_slv_clkpwm0_lpcg_ipg_mstr_clk9$¿gðclock-controller@5d4100002fsl,imx8qxp-lpcgÂ]A=4ÆÀÀÀúÀ�hpwm1_lpcg_ipg_clkpwm1_lpcg_ipg_hf_clkpwm1_lpcg_ipg_s_clkpwm1_lpcg_ipg_slv_clkpwm1_lpcg_ipg_mstr_clk9$Àgòclock-controller@5d4200002fsl,imx8qxp-lpcgÂ]B=4ÆÁÁÁúÁ�hpwm2_lpcg_ipg_clkpwm2_lpcg_ipg_hf_clkpwm2_lpcg_ipg_s_clkpwm2_lpcg_ipg_slv_clkpwm2_lpcg_ipg_mstr_clk9$Ágôclock-controller@5d4300002fsl,imx8qxp-lpcgÂ]C=4ÆÂÂÂúÂ�hpwm3_lpcg_ipg_clkpwm3_lpcg_ipg_hf_clkpwm3_lpcg_ipg_s_clkpwm3_lpcg_ipg_slv_clkpwm3_lpcg_ipg_mstr_clk9$Âgöclock-controller@5d4400002fsl,imx8qxp-lpcgÂ]D=4ÆÃÃÃúÃ�hpwm4_lpcg_ipg_clkpwm4_lpcg_ipg_hf_clkpwm4_lpcg_ipg_s_clkpwm4_lpcg_ipg_slv_clkpwm4_lpcg_ipg_mstr_clk9$Ãclock-controller@5d4500002fsl,imx8qxp-lpcgÂ]E=4ÆÄÄÄúÄ�hpwm5_lpcg_ipg_clkpwm5_lpcg_ipg_hf_clkpwm5_lpcg_ipg_s_clkpwm5_lpcg_ipg_slv_clkpwm5_lpcg_ipg_mstr_clk9$Äclock-controller@5d4600002fsl,imx8qxp-lpcgÂ]F=4ÆÅÅÅúÅ�hpwm6_lpcg_ipg_clkpwm6_lpcg_ipg_hf_clkpwm6_lpcg_ipg_s_clkpwm6_lpcg_ipg_slv_clkpwm6_lpcg_ipg_mstr_clk9$Åclock-controller@5d4700002fsl,imx8qxp-lpcgÂ]G=4ÆÆÆÆúÆ�hpwm7_lpcg_ipg_clkpwm7_lpcg_ipg_hf_clkpwm7_lpcg_ipg_s_clkpwm7_lpcg_ipg_slv_clkpwm7_lpcg_ipg_mstr_clk9$Æclock-hsio-axi 2fixed-clock=ׄ hsio_axi_clkgclock-hsio-per 2fixed-clock=ò�U hsio_per_clkgclock-hsio-refa2gpio-gate-clockÆû= ¹¸JdefaultXügýclock-hsio-refb2gpio-gate-clockÆý= ¹Û JdefaultXþg clock-xtal100m 2fixed-clock=õá xtal_100MHzgûbus@5f000000 2simple-bus0&__@`€p Æ€€€pcie@5f0100002fsl,imx8q-pcieÂ_�ð +dbiconfig0&��ø‚€€ðÆìfh5msidma Æÿÿÿ -dbimstrslvÑÿ¶pci€Ûijkléü9$©UokayJdefaultXE Jpcie-phy &pcie-ep@5f0100002fsl,imx8q-pcie-epÂ_€+dbiaddr_spaceü ìh5dmaÆÿÿÿ -dbimstrslv9$©1@ Udisabledclock-controller@5f0600002fsl,imx8qxp-lpcgÂ_ Æ= �Fhsio_pcieb_mstr_axi_clkhsio_pcieb_slv_axi_clkhsio_pcieb_dbi_axi_clk9$©gÿclock-controller@5f0b00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_phyx1_per_clk9$«gclock-controller@5f0d00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_pcieb_per_clk9$©gclock-controller@5f0f00002fsl,imx8qxp-lpcgÂ_Æ=�hsio_misc_per_clk9$¬gpcie@5f0000002fsl,imx8q-pcieÂ_Oð +dbiconfig0&�Oø‚@@ðÆ ìF5msi Æ -dbimstrslvÑÿ¶pci€ÛIJKLéü9$˜UokayJdefaultXE Jpcie-phy &¯Opcie-ep@5f0000002fsl,imx8q-pcie-epÂ_@+dbiaddr_spaceü ìH5dmaÆ -dbimstrslv9$˜1@ Udisabledsata@5f0200002fsl,imx8qm-ahciÂ_ ìXÆ  -satasata_refJsata-phycali-phy0cali-phy19$ª0EUokayclock-controller@5f0500002fsl,imx8qxp-lpcgÂ_ Æ= �Fhsio_pciea_mstr_axi_clkhsio_pciea_slv_axi_clkhsio_pciea_dbi_axi_clk9$˜gclock-controller@5f0700002fsl,imx8qxp-lpcgÂ_Æ=�hsio_sata_clk9$ªg clock-controller@5f0800002fsl,imx8qxp-lpcgÂ_Æý ý=�Lhsio_phyx2_pclk_0hsio_phyx2_pclk_1hsio_phyx2_apbclk_0hsio_phyx2_apbclk_19$™g clock-controller@5f0900002fsl,imx8qxp-lpcgÂ_ Æý=�Qhsio_phyx1_pclkhsio_phyx1_epcs_tx_clkhsio_phyx1_epcs_rx_clkhsio_phyx1_apb_clk9$«g clock-controller@5f0a00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_phyx2_per_clk9$™gclock-controller@5f0c00002fsl,imx8qxp-lpcgÂ_ Æ=�hsio_pciea_per_clk9$˜gclock-controller@5f0e00002fsl,imx8qxp-lpcgÂ_Æ=�hsio_sata_per_clk9$ªg phy@5f1800002fsl,imx8qm-hsio Â____+regphyctrlmiscpÆ         v-pclk0pclk1apb_pclk0apb_pclk1pclk2epcs_txepcs_rxapb_pclk2phy0_crrphy1_crrctl0_crrctl1_crrctl2_crrmisc_crrs9$™$«Uokay\pciea-pcieb-sataiinputgchosen}/bus@5a000000/serial@5a070000backlight2pwm-backlightJdefaultX ‰-?XwžËÿ› ¹°´e¹« Udisabledgpio-fan 2gpio-fanJdefaultX ¯œ¹ ¸regulator-ext-rgmii2regulator-fixed9$ Ì2Z ä2Z üVDD_EXT_RGMII (LDO1)regulator-state-mem regulator-module-3v32regulator-fixedÌ2Z ä2Z ü+V3.3gµregulator-module-3v3-avdd2regulator-fixedÌ2Z ä2Z  ü+V3.3_AUDIOg³regulator-module-wifi2regulator-fixedJdefaultX ,° $ 7üWi-Fi_POWER_DOWN Kdregulator-pcie-switch2regulator-fixedJdefaultX ,œ $Ìw@äw@ üpcie_switch K† gregulator-usb-host-vbus2regulator-fixedJdefaultX ,¸ $ 7ÌLK@äLK@üVCC USBH2(ABCD) / USBH(3|4)regulator-usb-hsic2regulator-fixedÌ-ÆÀä-ÆÀüusb-hsic-dummyregulator-usb-hsic12regulator-fixedÌ-ÆÀä-ÆÀüusb-phy-dummygÎregulator-vref-1v82regulator-fixedü+V1.8äw@Ìw@g´reserved-memory &decoder-boot@84000000„ \g\encoder1-boot@86000000†  \g_encoder2-boot@86200000†  \gbm4@88000000ˆ \rpmsg@90200000Â�  \vdevbuffer@904000002shared-dma-poolÂ�@ \decoder-rpc@92000000Â’  \g]dsp@92400000Â’@ \encoder1-rpc@94400000”@p \g`encoder2-rpc@94b00000”°p \gclinux,cma2shared-dma-pool cÀ< p ‚ã<sound2simple-audio-card ‹ ­i2s Æ åapalis-imx8qmsimple-audio-card,cpu üsimple-audio-card,codec ügsound-spdif2fsl,imx-audio-spdif ,imx-spdif   touchscreen2toradex,vf50-touchscreenœì JidledefaultX\À * 6È KÛ TÛ ]Û fÛ Udisabledregulator-3v3-mmc2regulator-fixedJdefaultX  $ , o† Ì2Z ä2Z  ü3.3V_MMC K'gÜregulator-3v3-sd2regulator-fixedJdefaultX! $ , o† Ì2Z ä2Z ü3.3V_SD K'gâregulator-can12regulator-fixedJdefaultX" $ , ü5V_SW_CAN1 K'gÃregulator-can22regulator-fixedJdefaultX# $ , ü5V_SW_CAN2 K'gÆsound-carrier2simple-audio-card ‹$ ­i2s Æ$ åapalis-nau8822Ž HeadphonesLHPHeadphonesRHPSpeakerLSPKSpeakerRSPKLine OutAUXOUT1Line OutAUXOUT2LAUXLine InRAUXLine InLMICPMic InRMICPMic InW ™HeadphonesHeadphonesLine OutLine OutSpeakerSpeakerMicrophoneMic InLineLine Insimple-audio-card,codec ü% ³»€g$simple-audio-card,cpu ü& interrupt-parent#address-cells#size-cellsmodelcompatiblemmc0mmc1mmc2serial0serial1serial2serial3spi0spi1spi2spi3vpu-core0vpu-core1vpu-core2ethernet0rtc0rtc1cpudevice_typeregclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2#cooling-cellsphandlecache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspend#interrupt-cellsinterrupt-controllerinterrupts#global-interrupts#iommu-cellsmbox-namesmboxes#power-domain-cells#clock-cellspinctrl-namespinctrl-0fsl,pins#reset-cellsread-only#thermal-sensor-cellstimeout-secpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceclock-frequencyclock-output-namesrangesclock-namespower-domainsfirmware-namestatusfsl,sec-eraassigned-clocksassigned-clock-ratesclock-indicesdmasdma-namesfsl,asrc-ratefsl,asrc-widthfsl,asrc-clk-map#sound-dai-cells#dma-cellsdma-channelsdma-channel-maskdaisfsl,datalineassigned-clock-parents#mbox-cellsmemory-regionfsl,channelfsl,num-irqs#pwm-cellsremote-endpoint#gpio-cellsgpio-controllerresetscs-gpiosconnect-gpiosinitial-modeintn-gpiosrefclk-frequencyreset-gpiosVDDA-supplyVDDD-supplyVDDIO-supplyshunt-resistor#io-channel-cellsvref-supplyfsl,clk-sourcefsl,scu-indexxceiver-supplyfsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordadp-disablehnp-disableover-current-active-lowpower-active-highsrp-disable#index-cellsphy-3p0-supplyfsl,tuning-start-tapfsl,tuning-stepiommuspinctrl-1pinctrl-2bus-widthnon-removablepinctrl-3cd-gpiosno-1-8-vvmmc-supplyfsl,num-tx-queuesfsl,num-rx-queuesfsl,magic-packetphy-handlephy-modemicrel,led-modereset-assert-usreset-deassert-usreg-namesinterrupt-namesphysphy-namescdns,on-chip-buff-sizedr_mode#phy-cellsgpio-rangesgpio-line-namesgpio-hogline-nameoutput-highenable-gpiosdma-rangesbus-rangeinterrupt-mapinterrupt-map-masknum-lanesnum-viewportfsl,max-link-speedreset-gpionum-ib-windowsnum-ob-windowsvpcie-supplyfsl,hsio-cfgfsl,refclk-pad-modestdout-pathbrightness-levelsdefault-brightness-levelpwmsgpio-fan,speed-mapregulator-max-microvoltregulator-min-microvoltregulator-nameregulator-off-in-suspendenable-active-highregulator-always-onstartup-delay-usno-mapalloc-rangeslinux,cma-defaultreusablesimple-audio-card,bitclock-mastersimple-audio-card,formatsimple-audio-card,frame-mastersimple-audio-card,namesound-daispdif-controllerspdif-inspdif-outio-channelsvf50-ts-min-pressurexp-gpiosxm-gpiosyp-gpiosym-gpiosoff-on-delay-ussimple-audio-card,routingsimple-audio-card,widgetssystem-clock-frequency