Ð þí/J8-(6,Ü ,Radxa Orion O62radxa,orion-o6cix,sky1cpus cpu@02arm,cortex-a520=psciKOcpu[“ncpu@1002arm,cortex-a520=psciKOcpu[“ncpu@2002arm,cortex-a520=psciKOcpu[“ncpu@3002arm,cortex-a520=psciKOcpu[“ncpu@4002arm,cortex-a720=psciKOcpu[ncpu@5002arm,cortex-a720=psciKOcpu[ncpu@6002arm,cortex-a720=psciKOcpu[ncpu@7002arm,cortex-a720=psciKOcpu[n cpu@8002arm,cortex-a720=psciKOcpu[n cpu@9002arm,cortex-a720=psciK Ocpu[n cpu@a002arm,cortex-a720=psciK Ocpu[n cpu@b002arm,cortex-a720=psciK Ocpu[n cpu-mapcluster0core0vcore1vcore2vcore3vcore4vcore5vcore6vcore7v core8v core9v core10v core11v firmwarescmi 2arm,scmiztxrx…Œ protocol@14K’npmu-a5202arm,cortex-a520-pmuŸpmu-a7202arm,cortex-a720-pmuŸpsci 2arm,psci-1.0Dsmcsoc@0 2simple-busª ± i2c@40100002cdns,i2c-r1p14K¼€ÌýŸ Ódisabledi2c@40200002cdns,i2c-r1p14K¼€ÌþŸ Ódisabledi2c@40300002cdns,i2c-r1p14K¼€ÌÿŸ  Ódisabledi2c@40400002cdns,i2c-r1p14K¼€ÌŸ! Ódisabledi2c@40500002cdns,i2c-r1p14K¼€ÌŸ" Ódisabledi2c@40600002cdns,i2c-r1p14K¼€ÌŸ# Ódisabledi2c@40700002cdns,i2c-r1p14K¼€ÌŸ$ Ódisabledi2c@40800002cdns,i2c-r1p14K¼€ÌŸ% Ódisabledspi@4090000 2cix,sky1-spi-r1p6cdns,spi-r1p6K Ìúú Úref_clkpclkŸ& Ódisabledspi@40a0000 2cix,sky1-spi-r1p6cdns,spi-r1p6K Ìûû Úref_clkpclkŸ' Ódisabledserial@40b00002arm,pl011arm,primecellK Ÿ(ÌöÚuartclkapb_pclk Ódisabledserial@40c00002arm,pl011arm,primecellK Ÿ)Ì÷Úuartclkapb_pclk Ódisabledserial@40d00002arm,pl011arm,primecellK Ÿ*Ì øÚuartclkapb_pclkÓokayserial@40e00002arm,pl011arm,primecellKŸ+Ì ùÚuartclkapb_pclk Ódisabledi3c@40f00002cdns,i3c-masterK Ÿ,Ìôí Úpclksysclkæ€ñ†  Ódisabledi3c@41000002cdns,i3c-masterK Ÿ-Ìõî Úpclksysclkæ€ñ†  Ódisabledpinctrl@41700002cix,sky1-pinctrlKüdefault hog-cfgnpins€�‚ƒ*mailbox@50600002cix,sky1-mboxKŸz9Etxmailbox@50700002cix,sky1-mboxKŸ{9Erxshmem@65900002arm,scmi-shmemKY€Rnmailbox@65900802cix,sky1-mboxKY€ÿ€Ÿk9Etxnshmem@65a00002arm,scmi-shmemKZ€Rnmailbox@65a00802cix,sky1-mboxKZ€ÿ€Ÿg9Erxnmailbox@80900002cix,sky1-mboxK Ÿ‡9Erxmailbox@80a00002cix,sky1-mboxK Ÿˆ9Etxpcie@a0100002cix,sky1-pcie-hostPK ,  `#_regcfgrcsu_straprcsu_statusmsgTª``` ` àC iÀÿOpcis„°——˜™š¥ÀÀ@Óokaypcie@a0700002cix,sky1-pcie-hostPK ) @ @P#_regcfgrcsu_straprcsu_statusmsgTªPPP P àC i�¿Opcis„°—¡¢£¤¥��0Óokaypcie@a0c00002cix,sky1-pcie-hostPK & `@  `@ @#_regcfgrcsu_straprcsu_statusmsgTª@@@ @ àC i`�Opcis„°—«¬­®¥``0Óokaypcie@a0d00002cix,sky1-pcie-hostPK   ` ` 0#_regcfgrcsu_straprcsu_statusmsgTª000 0 àC i/Opcis„°—´µ¶·¥0Óokaypcie@a0e00002cix,sky1-pcie-hostPK # € € 8#_regcfgrcsu_straprcsu_statusmsgTª888 8 àC  i0_Opcis„°—½¾¿À¥000Óokayinterrupt-controller@e010000 2arm,gic-v3 K 0Ÿ s­ ªnmsi-controller@e0500002arm,gic-v3-itsKÂÑnppi-partitionsinterrupt-partition-0Üninterrupt-partition-1 Ü npinctrl@160070002cix,sky1-pinctrl-s5Kpüdefault hog-s5-cfgnpins å*timer2arm,armv8-timer%òsec-physphysvirthyp-physhyp-virtPŸ    aliases/soc@0/serial@40d0000chosen /soc@0/serial@40d0000reserved-memory ªlinux,cma2shared-dma-pool($ interrupt-parent#address-cells#size-cellsmodelcompatibleenable-methodregdevice_typecapacity-dmips-mhzphandlecpumbox-namesmboxesshmem#clock-cellsinterruptsrangesdma-rangesclock-frequencyclocksstatusclock-namesi3c-scl-hzi2c-scl-hzpinctrl-namespinctrl-0pinmuxbias-pull-downdrive-strength#mbox-cellscix,mbox-dirreg-io-widthreg-namesbus-range#interrupt-cellsinterrupt-map-maskinterrupt-mapmsi-mapinterrupt-controllermsi-controller#msi-cellsaffinitybias-pull-upinterrupt-namesserial2stdout-pathreusablesizelinux,cma-default